Home
last modified time | relevance | path

Searched refs:mmDMA_CH_0_WR_COMP_ADDR_LO (Results 1 – 2 of 2) sorted by relevance

/linux-6.3-rc2/drivers/accel/habanalabs/include/goya/asic_reg/
A Ddma_ch_0_regs.h38 #define mmDMA_CH_0_WR_COMP_ADDR_LO 0x401020 macro
/linux-6.3-rc2/drivers/accel/habanalabs/goya/
A Dgoya.c3617 if (reg_offset != (mmDMA_CH_0_WR_COMP_ADDR_LO & 0x1FFF)) { in goya_validate_wreg32()
4840 mmDMA_CH_0_WR_COMP_ADDR_LO; in goya_context_switch()
4850 WREG32(mmDMA_CH_0_WR_COMP_ADDR_LO, lower_32_bits(sob_addr)); in goya_context_switch()
4855 WREG32(mmDMA_CH_0_WR_COMP_ADDR_LO + channel_off * dma_id, in goya_context_switch()

Completed in 11 milliseconds