| /linux-6.3-rc2/drivers/gpu/drm/amd/amdgpu/ |
| A D | sdma_v3_0.c | 83 mmSDMA0_CLK_CTRL, 0xff000fff, 0x00000000,
96 mmSDMA0_CLK_CTRL, 0xff000ff0, 0x00000100,
114 mmSDMA0_CLK_CTRL, 0xff000ff0, 0x00000100,
121 mmSDMA0_CLK_CTRL, 0xff000fff, 0x00000000,
135 mmSDMA0_CLK_CTRL, 0xff000fff, 0x00000000,
149 mmSDMA0_CLK_CTRL, 0xff000fff, 0x00000000,
164 mmSDMA0_CLK_CTRL, 0xff000ff0, 0x00000100,
178 mmSDMA0_CLK_CTRL, 0xffffffff, 0x00000100,
1451 WREG32(mmSDMA0_CLK_CTRL + sdma_offsets[i], data); in sdma_v3_0_update_sdma_medium_grain_clock_gating()
1466 WREG32(mmSDMA0_CLK_CTRL + sdma_offsets[i], data); in sdma_v3_0_update_sdma_medium_grain_clock_gating()
[all …]
|
| A D | mxgpu_vi.c | 94 mmSDMA0_CLK_CTRL, 0xff000ff0, 0x00000100,
225 mmSDMA0_CLK_CTRL, 0xff000ff0, 0x00000100,
246 mmSDMA0_CLK_CTRL, 0xff000fff, 0x00000000,
|
| A D | cik_sdma.c | 884 WREG32(mmSDMA0_CLK_CTRL + SDMA0_REGISTER_OFFSET, 0x00000100); in cik_enable_sdma_mgcg()
885 WREG32(mmSDMA0_CLK_CTRL + SDMA1_REGISTER_OFFSET, 0x00000100); in cik_enable_sdma_mgcg()
887 orig = data = RREG32(mmSDMA0_CLK_CTRL + SDMA0_REGISTER_OFFSET); in cik_enable_sdma_mgcg()
890 WREG32(mmSDMA0_CLK_CTRL + SDMA0_REGISTER_OFFSET, data); in cik_enable_sdma_mgcg()
892 orig = data = RREG32(mmSDMA0_CLK_CTRL + SDMA1_REGISTER_OFFSET); in cik_enable_sdma_mgcg()
895 WREG32(mmSDMA0_CLK_CTRL + SDMA1_REGISTER_OFFSET, data); in cik_enable_sdma_mgcg()
|
| A D | sdma_v4_0.c | 91 SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_CLK_CTRL, 0xff000ff0, 0x3f000100),
139 SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_CLK_CTRL, 0xffffffff, 0x3f000100),
158 SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_CLK_CTRL, 0xffffffff, 0x3f000100),
284 SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_CLK_CTRL, 0xffffffff, 0x3f000100),
2164 def = data = RREG32_SDMA(i, mmSDMA0_CLK_CTRL); in sdma_v4_0_update_medium_grain_clock_gating()
2174 WREG32_SDMA(i, mmSDMA0_CLK_CTRL, data); in sdma_v4_0_update_medium_grain_clock_gating()
2178 def = data = RREG32_SDMA(i, mmSDMA0_CLK_CTRL); in sdma_v4_0_update_medium_grain_clock_gating()
2188 WREG32_SDMA(i, mmSDMA0_CLK_CTRL, data); in sdma_v4_0_update_medium_grain_clock_gating()
2263 data = RREG32(SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_CLK_CTRL)); in sdma_v4_0_get_clockgating_state()
|
| A D | sdma_v5_2.c | 1526 def = data = RREG32(sdma_v5_2_get_reg_offset(adev, i, mmSDMA0_CLK_CTRL)); in sdma_v5_2_update_medium_grain_clock_gating()
1534 WREG32(sdma_v5_2_get_reg_offset(adev, i, mmSDMA0_CLK_CTRL), data); in sdma_v5_2_update_medium_grain_clock_gating()
1537 def = data = RREG32(sdma_v5_2_get_reg_offset(adev, i, mmSDMA0_CLK_CTRL)); in sdma_v5_2_update_medium_grain_clock_gating()
1545 WREG32(sdma_v5_2_get_reg_offset(adev, i, mmSDMA0_CLK_CTRL), data); in sdma_v5_2_update_medium_grain_clock_gating()
1622 data = RREG32(sdma_v5_2_get_reg_offset(adev, 0, mmSDMA0_CLK_CTRL)); in sdma_v5_2_get_clockgating_state()
|
| A D | sdma_v5_0.c | 1642 def = data = RREG32(sdma_v5_0_get_reg_offset(adev, i, mmSDMA0_CLK_CTRL)); in sdma_v5_0_update_medium_grain_clock_gating()
1652 WREG32(sdma_v5_0_get_reg_offset(adev, i, mmSDMA0_CLK_CTRL), data); in sdma_v5_0_update_medium_grain_clock_gating()
1655 def = data = RREG32(sdma_v5_0_get_reg_offset(adev, i, mmSDMA0_CLK_CTRL)); in sdma_v5_0_update_medium_grain_clock_gating()
1665 WREG32(sdma_v5_0_get_reg_offset(adev, i, mmSDMA0_CLK_CTRL), data); in sdma_v5_0_update_medium_grain_clock_gating()
1734 data = RREG32(sdma_v5_0_get_reg_offset(adev, 0, mmSDMA0_CLK_CTRL)); in sdma_v5_0_get_clockgating_state()
|
| A D | sdma_v2_4.c | 69 mmSDMA0_CLK_CTRL, 0xff000fff, 0x00000000,
76 mmSDMA0_CLK_CTRL, 0xff000ff0, 0x00000100,
|
| /linux-6.3-rc2/drivers/gpu/drm/amd/include/asic_reg/sdma0/ |
| A D | sdma0_4_1_offset.h | 66 #define mmSDMA0_CLK_CTRL … macro
|
| A D | sdma0_4_0_offset.h | 68 #define mmSDMA0_CLK_CTRL 0x001b macro
|
| A D | sdma0_4_2_2_offset.h | 68 #define mmSDMA0_CLK_CTRL … macro
|
| A D | sdma0_4_2_offset.h | 68 #define mmSDMA0_CLK_CTRL … macro
|
| /linux-6.3-rc2/drivers/gpu/drm/amd/include/asic_reg/oss/ |
| A D | oss_2_4_d.h | 160 #define mmSDMA0_CLK_CTRL 0x3403 macro
|
| A D | oss_3_0_1_d.h | 157 #define mmSDMA0_CLK_CTRL 0x3403 macro
|
| A D | oss_2_0_d.h | 222 #define mmSDMA0_CLK_CTRL 0x3403 macro
|
| A D | oss_3_0_d.h | 294 #define mmSDMA0_CLK_CTRL 0x3403 macro
|
| /linux-6.3-rc2/drivers/gpu/drm/amd/include/asic_reg/gc/ |
| A D | gc_10_1_0_offset.h | 43 #define mmSDMA0_CLK_CTRL … macro
|
| A D | gc_10_3_0_offset.h | 48 #define mmSDMA0_CLK_CTRL … macro
|