Searched refs:mmUVD_DPG_PAUSE (Results 1 – 8 of 8) sorted by relevance
/linux-6.3-rc2/drivers/gpu/drm/amd/amdgpu/ |
A D | vcn_v1_0.c | 1224 reg_data = RREG32_SOC15(UVD, 0, mmUVD_DPG_PAUSE) & in vcn_v1_0_pause_dpg_mode() 1238 WREG32_SOC15(UVD, 0, mmUVD_DPG_PAUSE, reg_data); in vcn_v1_0_pause_dpg_mode() 1239 SOC15_WAIT_ON_RREG(UVD, 0, mmUVD_DPG_PAUSE, in vcn_v1_0_pause_dpg_mode() 1268 WREG32_SOC15(UVD, 0, mmUVD_DPG_PAUSE, reg_data); in vcn_v1_0_pause_dpg_mode() 1280 reg_data = RREG32_SOC15(UVD, 0, mmUVD_DPG_PAUSE) & in vcn_v1_0_pause_dpg_mode() 1299 WREG32_SOC15(UVD, 0, mmUVD_DPG_PAUSE, reg_data); in vcn_v1_0_pause_dpg_mode() 1300 SOC15_WAIT_ON_RREG(UVD, 0, mmUVD_DPG_PAUSE, in vcn_v1_0_pause_dpg_mode() 1329 WREG32_SOC15(UVD, 0, mmUVD_DPG_PAUSE, reg_data); in vcn_v1_0_pause_dpg_mode()
|
A D | vcn_v2_0.c | 1212 reg_data = RREG32_SOC15(UVD, 0, mmUVD_DPG_PAUSE) & in vcn_v2_0_pause_dpg_mode() 1223 WREG32_SOC15(UVD, 0, mmUVD_DPG_PAUSE, reg_data); in vcn_v2_0_pause_dpg_mode() 1226 SOC15_WAIT_ON_RREG(UVD, 0, mmUVD_DPG_PAUSE, in vcn_v2_0_pause_dpg_mode() 1270 WREG32_SOC15(UVD, 0, mmUVD_DPG_PAUSE, reg_data); in vcn_v2_0_pause_dpg_mode()
|
A D | vcn_v2_5.c | 1443 reg_data = RREG32_SOC15(VCN, inst_idx, mmUVD_DPG_PAUSE) & in vcn_v2_5_pause_dpg_mode() 1455 WREG32_SOC15(VCN, inst_idx, mmUVD_DPG_PAUSE, reg_data); in vcn_v2_5_pause_dpg_mode() 1458 SOC15_WAIT_ON_RREG(VCN, inst_idx, mmUVD_DPG_PAUSE, in vcn_v2_5_pause_dpg_mode() 1497 WREG32_SOC15(VCN, inst_idx, mmUVD_DPG_PAUSE, reg_data); in vcn_v2_5_pause_dpg_mode()
|
A D | vcn_v3_0.c | 1609 reg_data = RREG32_SOC15(VCN, inst_idx, mmUVD_DPG_PAUSE) & in vcn_v3_0_pause_dpg_mode() 1619 WREG32_SOC15(VCN, inst_idx, mmUVD_DPG_PAUSE, reg_data); in vcn_v3_0_pause_dpg_mode() 1622 SOC15_WAIT_ON_RREG(VCN, inst_idx, mmUVD_DPG_PAUSE, in vcn_v3_0_pause_dpg_mode() 1669 WREG32_SOC15(VCN, inst_idx, mmUVD_DPG_PAUSE, reg_data); in vcn_v3_0_pause_dpg_mode()
|
/linux-6.3-rc2/drivers/gpu/drm/amd/include/asic_reg/vcn/ |
A D | vcn_1_0_offset.h | 42 #define mmUVD_DPG_PAUSE … macro
|
A D | vcn_2_5_offset.h | 415 #define mmUVD_DPG_PAUSE … macro
|
A D | vcn_2_0_0_offset.h | 400 #define mmUVD_DPG_PAUSE … macro
|
A D | vcn_3_0_0_offset.h | 691 #define mmUVD_DPG_PAUSE … macro
|
Completed in 41 milliseconds