Home
last modified time | relevance | path

Searched refs:mmUVD_VCPU_NONCACHE_OFFSET0 (Results 1 – 6 of 6) sorted by relevance

/linux-6.3-rc2/drivers/gpu/drm/amd/include/asic_reg/vcn/
A Dvcn_2_5_offset.h721 #define mmUVD_VCPU_NONCACHE_OFFSET0 macro
A Dvcn_2_0_0_offset.h650 #define mmUVD_VCPU_NONCACHE_OFFSET0 macro
A Dvcn_3_0_0_offset.h1097 #define mmUVD_VCPU_NONCACHE_OFFSET0 macro
/linux-6.3-rc2/drivers/gpu/drm/amd/amdgpu/
A Dvcn_v2_0.c378 WREG32_SOC15(UVD, 0, mmUVD_VCPU_NONCACHE_OFFSET0, 0); in vcn_v2_0_mc_resume()
471 UVD, 0, mmUVD_VCPU_NONCACHE_OFFSET0), 0, 0, indirect); in vcn_v2_0_mc_resume_dpg_mode()
A Dvcn_v2_5.c445 WREG32_SOC15(VCN, i, mmUVD_VCPU_NONCACHE_OFFSET0, 0); in vcn_v2_5_mc_resume()
537 VCN, 0, mmUVD_VCPU_NONCACHE_OFFSET0), 0, 0, indirect); in vcn_v2_5_mc_resume_dpg_mode()
A Dvcn_v3_0.c491 WREG32_SOC15(VCN, inst, mmUVD_VCPU_NONCACHE_OFFSET0, 0); in vcn_v3_0_mc_resume()
582 VCN, inst_idx, mmUVD_VCPU_NONCACHE_OFFSET0), 0, 0, indirect); in vcn_v3_0_mc_resume_dpg_mode()

Completed in 33 milliseconds