Home
last modified time | relevance | path

Searched refs:mux_width (Results 1 – 11 of 11) sorted by relevance

/linux-6.3-rc2/drivers/clk/rockchip/
A Dclk-ddr.c20 int mux_width; member
78 val &= GENMASK(ddrclk->mux_width - 1, 0); in rockchip_ddrclk_get_parent()
93 int mux_shift, int mux_width, in rockchip_clk_register_ddrclk() argument
128 ddrclk->mux_width = mux_width; in rockchip_clk_register_ddrclk()
A Dclk.h536 u8 mux_width; member
561 .mux_width = mw, \
582 .mux_width = mw, \
641 .mux_width = mw, \
659 .mux_width = mw, \
678 .mux_width = mw, \
766 .mux_width = w, \
781 .mux_width = w, \
797 .mux_width = w, \
906 .mux_width = mw, \
[all …]
A Dclk.c41 int muxdiv_offset, u8 mux_shift, u8 mux_width, u8 mux_flags, in rockchip_clk_register_branch() argument
63 mux->mask = BIT(mux_width) - 1; in rockchip_clk_register_branch()
278 frac_mux->mask = BIT(child->mux_width) - 1; in rockchip_clk_register_frac_branch()
453 list->mux_shift, list->mux_width, in rockchip_clk_register_branches()
461 list->mux_shift, list->mux_width, in rockchip_clk_register_branches()
468 list->mux_shift, list->mux_width, in rockchip_clk_register_branches()
500 list->mux_shift, list->mux_width, in rockchip_clk_register_branches()
519 list->mux_width, list->mux_flags, in rockchip_clk_register_branches()
554 list->mux_width, list->div_shift, in rockchip_clk_register_branches()
A Dclk-half-divider.c162 u8 mux_width, u8 mux_flags, in rockchip_clk_register_halfdiv() argument
183 mux->mask = BIT(mux_width) - 1; in rockchip_clk_register_halfdiv()
/linux-6.3-rc2/drivers/clk/mediatek/
A Dclk-mtk.h101 signed char mux_width; member
118 .mux_width = _width, \
154 .mux_width = _width, \
A Dclk-mux.h32 u8 mux_width; member
50 .mux_width = _width, \
A Dclk-mux.c86 u32 mask = GENMASK(mux->data->mux_width - 1, 0); in mtk_clk_mux_get_parent()
98 u32 mask = GENMASK(mux->data->mux_width - 1, 0); in mtk_clk_mux_set_parent_setclr_lock()
A Dclk-cpumux.c80 cpumux->mask = BIT(mux->mux_width) - 1; in mtk_clk_register_cpumux()
A Dclk-mtk.c238 mux->mask = BIT(mc->mux_width) - 1; in mtk_clk_register_composite()
/linux-6.3-rc2/drivers/clk/x86/
A Dclk-cgu.h178 u8 mux_width; member
214 .mux_width = _width, \
A Dclk-cgu.c87 u8 width = list->mux_width; in lgm_clk_register_mux()

Completed in 22 milliseconds