Home
last modified time | relevance | path

Searched refs:num_uclk_states (Results 1 – 5 of 5) sorted by relevance

/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dml/dcn302/
A Ddcn302_fpu.c207 unsigned int num_uclk_states; in dcn302_fpu_update_bw_bounding_box() local
258 num_uclk_states = bw_params->clk_table.num_entries; in dcn302_fpu_update_bw_bounding_box()
261 for (i = 0; i < num_uclk_states; i++) { in dcn302_fpu_update_bw_bounding_box()
270 for (j = 0; j < num_uclk_states; j++) { in dcn302_fpu_update_bw_bounding_box()
282 while (i < num_dcfclk_sta_targets && j < num_uclk_states && num_states < DC__VOLTAGE_STATES) { in dcn302_fpu_update_bw_bounding_box()
287 if (j < num_uclk_states && optimal_dcfclk_for_uclk[j] <= max_dcfclk_mhz) { in dcn302_fpu_update_bw_bounding_box()
291 j = num_uclk_states; in dcn302_fpu_update_bw_bounding_box()
301 while (j < num_uclk_states && num_states < DC__VOLTAGE_STATES && in dcn302_fpu_update_bw_bounding_box()
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dml/dcn303/
A Ddcn303_fpu.c203 unsigned int num_uclk_states; in dcn303_fpu_update_bw_bounding_box() local
252 num_uclk_states = bw_params->clk_table.num_entries; in dcn303_fpu_update_bw_bounding_box()
255 for (i = 0; i < num_uclk_states; i++) { in dcn303_fpu_update_bw_bounding_box()
264 for (j = 0; j < num_uclk_states; j++) { in dcn303_fpu_update_bw_bounding_box()
276 while (i < num_dcfclk_sta_targets && j < num_uclk_states && num_states < DC__VOLTAGE_STATES) { in dcn303_fpu_update_bw_bounding_box()
281 if (j < num_uclk_states && optimal_dcfclk_for_uclk[j] <= max_dcfclk_mhz) { in dcn303_fpu_update_bw_bounding_box()
286 j = num_uclk_states; in dcn303_fpu_update_bw_bounding_box()
296 while (j < num_uclk_states && num_states < DC__VOLTAGE_STATES && in dcn303_fpu_update_bw_bounding_box()
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dml/dcn321/
A Ddcn321_fpu.c567 unsigned int num_dcfclk_sta_targets = 4, num_uclk_states = 0; in dcn321_update_bw_bounding_box_fpu() local
605 num_uclk_states = bw_params->clk_table.num_entries; in dcn321_update_bw_bounding_box_fpu()
608 for (i = 0; i < num_uclk_states; i++) { in dcn321_update_bw_bounding_box_fpu()
618 for (j = 0; j < num_uclk_states; j++) { in dcn321_update_bw_bounding_box_fpu()
630 while (i < num_dcfclk_sta_targets && j < num_uclk_states && num_states < DC__VOLTAGE_STATES) { in dcn321_update_bw_bounding_box_fpu()
635 if (j < num_uclk_states && optimal_dcfclk_for_uclk[j] <= max_dcfclk_mhz) { in dcn321_update_bw_bounding_box_fpu()
639 j = num_uclk_states; in dcn321_update_bw_bounding_box_fpu()
649 while (j < num_uclk_states && num_states < DC__VOLTAGE_STATES && in dcn321_update_bw_bounding_box_fpu()
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dcn30/
A Ddcn30_resource.c2119 unsigned int num_uclk_states; in dcn30_update_bw_bounding_box() local
2165 num_uclk_states = bw_params->clk_table.num_entries; in dcn30_update_bw_bounding_box()
2168 for (i = 0; i < num_uclk_states; i++) { in dcn30_update_bw_bounding_box()
2180 for (j = 0; j < num_uclk_states; j++) { in dcn30_update_bw_bounding_box()
2192 while (i < num_dcfclk_sta_targets && j < num_uclk_states && num_states < DC__VOLTAGE_STATES) { in dcn30_update_bw_bounding_box()
2197 if (j < num_uclk_states && optimal_dcfclk_for_uclk[j] <= dcn30_bb_max_clk.max_dcfclk_mhz) { in dcn30_update_bw_bounding_box()
2201 j = num_uclk_states; in dcn30_update_bw_bounding_box()
2211 while (j < num_uclk_states && num_states < DC__VOLTAGE_STATES && in dcn30_update_bw_bounding_box()
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dml/dcn32/
A Ddcn32_fpu.c2576 unsigned int num_dcfclk_sta_targets = 4, num_uclk_states = 0; in dcn32_update_bw_bounding_box_fpu() local
2619 num_uclk_states = bw_params->clk_table.num_entries; in dcn32_update_bw_bounding_box_fpu()
2622 for (i = 0; i < num_uclk_states; i++) { in dcn32_update_bw_bounding_box_fpu()
2632 for (j = 0; j < num_uclk_states; j++) { in dcn32_update_bw_bounding_box_fpu()
2644 while (i < num_dcfclk_sta_targets && j < num_uclk_states && num_states < DC__VOLTAGE_STATES) { in dcn32_update_bw_bounding_box_fpu()
2649 if (j < num_uclk_states && optimal_dcfclk_for_uclk[j] <= max_dcfclk_mhz) { in dcn32_update_bw_bounding_box_fpu()
2653 j = num_uclk_states; in dcn32_update_bw_bounding_box_fpu()
2663 while (j < num_uclk_states && num_states < DC__VOLTAGE_STATES && in dcn32_update_bw_bounding_box_fpu()

Completed in 16 milliseconds