Home
last modified time | relevance | path

Searched refs:pcie_port (Results 1 – 15 of 15) sorted by relevance

/linux-6.3-rc2/arch/mips/pci/
A Dpcie-octeon.c235 cvmx_pcie_cfgx_read(pcie_port, CVMX_PCIERCX_CFG006(pcie_port)); in __cvmx_pcie_build_config_addr()
441 if (pcie_port) in __cvmx_pcie_rc_initialize_config_space()
787 if (pcie_port) in __cvmx_pcie_rc_initialize_gen1()
799 if (pcie_port) in __cvmx_pcie_rc_initialize_gen1()
806 if (pcie_port) { in __cvmx_pcie_rc_initialize_gen1()
904 for (i = 12 + pcie_port * 4; i < 16 + pcie_port * 4; i++) { in __cvmx_pcie_rc_initialize_gen1()
964 if (pcie_port) { in __cvmx_pcie_rc_initialize_gen1()
1256 if (pcie_port) in __cvmx_pcie_rc_initialize_gen2()
1268 if (pcie_port) in __cvmx_pcie_rc_initialize_gen2()
1275 if (pcie_port) { in __cvmx_pcie_rc_initialize_gen2()
[all …]
/linux-6.3-rc2/arch/arm/mach-dove/
A Dpcie.c22 struct pcie_port { struct
31 static struct pcie_port pcie_port[2]; argument
37 struct pcie_port *pp; in dove_pcie_setup()
43 pp = &pcie_port[nr]; in dove_pcie_setup()
81 static int pcie_valid_config(struct pcie_port *pp, int bus, int dev) in pcie_valid_config()
97 struct pcie_port *pp = sys->private_data; in pcie_rd_conf()
117 struct pcie_port *pp = sys->private_data; in pcie_wr_conf()
180 struct pcie_port *pp = sys->private_data; in dove_pcie_map_irq()
197 struct pcie_port *pp = &pcie_port[num_pcie_ports++]; in add_pcie_port()
/linux-6.3-rc2/arch/arm/mach-mv78xx0/
A Dpcie.c23 struct pcie_port { struct
33 static struct pcie_port pcie_port[8]; argument
75 struct pcie_port *pp = pcie_port + i; in mv78xx0_pcie_preinit()
100 struct pcie_port *pp; in mv78xx0_pcie_setup()
106 pp = &pcie_port[nr]; in mv78xx0_pcie_setup()
125 static int pcie_valid_config(struct pcie_port *pp, int bus, int dev) in pcie_valid_config()
141 struct pcie_port *pp = sys->private_data; in pcie_rd_conf()
161 struct pcie_port *pp = sys->private_data; in pcie_wr_conf()
224 struct pcie_port *pp = sys->private_data; in mv78xx0_pcie_map_irq()
242 struct pcie_port *pp = &pcie_port[num_pcie_ports++]; in add_pcie_port()
/linux-6.3-rc2/drivers/net/ethernet/cavium/liquidio/
A Dcn66xx_device.c89 r64 = lio_pci_readq(oct, CN6XXX_DPI_SLI_PRTX_CFG(oct->pcie_port)); in lio_cn6xxx_setup_pcie_mps()
91 lio_pci_writeq(oct, r64, CN6XXX_DPI_SLI_PRTX_CFG(oct->pcie_port)); in lio_cn6xxx_setup_pcie_mps()
117 r64 = lio_pci_readq(oct, CN6XXX_DPI_SLI_PRTX_CFG(oct->pcie_port)); in lio_cn6xxx_setup_pcie_mrrs()
119 lio_pci_writeq(oct, r64, CN6XXX_DPI_SLI_PRTX_CFG(oct->pcie_port)); in lio_cn6xxx_setup_pcie_mrrs()
167 (oct->pcie_port * 0x5555555555555555ULL)); in lio_cn6xxx_setup_global_input_regs()
200 (oct->pcie_port * 0x5555555555555555ULL)); in lio_cn6xxx_setup_global_output_regs()
422 CN6XXX_BAR1_REG(idx, oct->pcie_port)); in lio_cn6xxx_bar1_idx_setup()
431 CN6XXX_BAR1_REG(idx, oct->pcie_port)); in lio_cn6xxx_bar1_idx_setup()
433 bar1 = lio_pci_readq(oct, CN6XXX_BAR1_REG(idx, oct->pcie_port)); in lio_cn6xxx_bar1_idx_setup()
440 lio_pci_writeq(oct, mask, CN6XXX_BAR1_REG(idx, oct->pcie_port)); in lio_cn6xxx_bar1_idx_write()
[all …]
A Dcn23xx_pf_device.c82 "CN23XX_DPI_SLI_PRTX_CFG", oct->pcie_port, in cn23xx_dump_pf_initialized_regs()
83 CN23XX_DPI_SLI_PRTX_CFG(oct->pcie_port), in cn23xx_dump_pf_initialized_regs()
88 "CN23XX_SLI_S2M_PORTX_CTL", oct->pcie_port, in cn23xx_dump_pf_initialized_regs()
89 CVM_CAST64(CN23XX_SLI_S2M_PORTX_CTL(oct->pcie_port)), in cn23xx_dump_pf_initialized_regs()
91 oct, CN23XX_SLI_S2M_PORTX_CTL(oct->pcie_port)))); in cn23xx_dump_pf_initialized_regs()
303 u16 mac_no = oct->pcie_port; in cn23xx_setup_global_mac_regs()
712 u16 mac_no = oct->pcie_port; in cn23xx_setup_pf_mbox()
1050 oct, CN23XX_PEM_BAR1_INDEX_REG(oct->pcie_port, idx)); in cn23xx_bar1_idx_setup()
1055 oct, CN23XX_PEM_BAR1_INDEX_REG(oct->pcie_port, idx)); in cn23xx_bar1_idx_setup()
1064 CN23XX_PEM_BAR1_INDEX_REG(oct->pcie_port, idx)); in cn23xx_bar1_idx_setup()
[all …]
A Docteon_nic.c68 rdp->pcie_port = oct->pcie_port; in octeon_alloc_soft_command_resp()
A Drequest_manager.c635 rdp->pcie_port = oct->pcie_port; in octeon_prepare_soft_command()
672 rdp->pcie_port = oct->pcie_port; in octeon_prepare_soft_command()
A Dlio_ethtool.c2557 reg = CN23XX_SLI_PKT_MAC_RINFO64(oct->pcie_port, oct->pf_num); in cn23xx_read_csr_reg()
2560 reg, oct->pcie_port, oct->pf_num, in cn23xx_read_csr_reg()
2564 reg = CN23XX_SLI_MAC_PF_INT_ENB64(oct->pcie_port, oct->pf_num); in cn23xx_read_csr_reg()
2567 reg, oct->pcie_port, oct->pf_num, in cn23xx_read_csr_reg()
2571 reg = CN23XX_SLI_MAC_PF_INT_SUM64(oct->pcie_port, oct->pf_num); in cn23xx_read_csr_reg()
2574 reg, oct->pcie_port, oct->pf_num, in cn23xx_read_csr_reg()
2583 reg = 0x27300 + oct->pcie_port * CN23XX_MAC_INT_OFFSET + in cn23xx_read_csr_reg()
2590 reg = 0x27200 + oct->pcie_port * CN23XX_MAC_INT_OFFSET + in cn23xx_read_csr_reg()
2594 reg, oct->pcie_port, oct->pf_num, in cn23xx_read_csr_reg()
2980 reg = lio_pci_readq(oct, CN6XXX_BAR1_REG(i, oct->pcie_port)); in cn6xxx_read_csr_reg()
[all …]
A Dliquidio_common.h565 u64 pcie_port:3; member
569 u64 pcie_port:3;
A Docteon_device.h463 u16 pcie_port; member
/linux-6.3-rc2/drivers/phy/hisilicon/
A Dphy-hi3670-pcie.c556 struct device_node *pcie_port; in hi3670_pcie_get_resources_from_pcie() local
560 pcie_port = of_get_child_by_name(dev->parent->of_node, "pcie"); in hi3670_pcie_get_resources_from_pcie()
561 if (!pcie_port) { in hi3670_pcie_get_resources_from_pcie()
567 pcie_dev = bus_find_device_by_of_node(&platform_bus_type, pcie_port); in hi3670_pcie_get_resources_from_pcie()
/linux-6.3-rc2/drivers/net/ethernet/marvell/octeon_ep/
A Doctep_tx.h235 u64 pcie_port:3; member
A Doctep_cn9k_pf.c185 if (oct->pcie_port) in octep_configure_ring_mapping_cn93_pf()
213 val = octep_read_csr64(oct, CN93_SDP_MAC_PF_RING_CTL(oct->pcie_port)); in octep_init_config_cn93_pf()
731 oct->pcie_port = octep_read_csr64(oct, CN93_SDP_MAC_NUMBER) & 0xff; in octep_device_setup_cn93_pf()
733 "Octeon device using PCIE Port %d\n", oct->pcie_port); in octep_device_setup_cn93_pf()
A Doctep_main.h236 u16 pcie_port; member
/linux-6.3-rc2/arch/arm64/boot/dts/mediatek/
A Dmt7986a.dtsi383 phys = <&pcie_port PHY_TYPE_PCIE>;
407 pcie_port: pcie-phy@11c00000 { label

Completed in 42 milliseconds