Home
last modified time | relevance | path

Searched refs:rFPGA0_XCD_SwitchControl (Results 1 – 7 of 7) sorted by relevance

/linux-6.3-rc2/drivers/staging/rtl8192u/
A Dr819xU_phyreg.h23 #define rFPGA0_XCD_SwitchControl 0x85c macro
A Dr819xU_phy.c624 priv->PHYRegDef[RF90_PATH_C].rfSwitchControl = rFPGA0_XCD_SwitchControl; in rtl8192_InitBBRFRegDef()
625 priv->PHYRegDef[RF90_PATH_D].rfSwitchControl = rFPGA0_XCD_SwitchControl; in rtl8192_InitBBRFRegDef()
/linux-6.3-rc2/drivers/staging/rtl8192e/rtl8192e/
A Dr8192E_phyreg.h66 #define rFPGA0_XCD_SwitchControl 0x85c macro
A Dr8192E_phy.c411 priv->phy_reg_def[RF90_PATH_C].rfSwitchControl = rFPGA0_XCD_SwitchControl; in _rtl92e_init_bb_rf_reg_def()
412 priv->phy_reg_def[RF90_PATH_D].rfSwitchControl = rFPGA0_XCD_SwitchControl; in _rtl92e_init_bb_rf_reg_def()
/linux-6.3-rc2/drivers/staging/rtl8712/
A Drtl871x_mp_phy_regdef.h109 #define rFPGA0_XCD_SwitchControl 0x85c macro
/linux-6.3-rc2/drivers/staging/rtl8723bs/include/
A DHal8192CPhyReg.h120 #define rFPGA0_XCD_SwitchControl 0x85c macro
/linux-6.3-rc2/drivers/staging/rtl8723bs/hal/
A DHalPhyRf_8723B.c1330 rFPGA0_XCD_SwitchControl, in phy_IQCalibrate_8723B()

Completed in 24 milliseconds