Home
last modified time | relevance | path

Searched refs:ref_dtbclk_khz (Results 1 – 13 of 13) sorted by relevance

/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dcn314/
A Ddcn314_dccg.c202 if (params->ref_dtbclk_khz && req_dtbclk_khz) { in dccg314_set_dtbclk_dto()
206 modulo = params->ref_dtbclk_khz * 1000; in dccg314_set_dtbclk_dto()
279 int ref_dtbclk_khz, in dccg314_set_valid_pixel_rate() argument
285 dto_params.ref_dtbclk_khz = ref_dtbclk_khz; in dccg314_set_valid_pixel_rate()
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dcn32/
A Ddcn32_dccg.c199 if (params->ref_dtbclk_khz && req_dtbclk_khz) { in dccg32_set_dtbclk_dto()
203 modulo = params->ref_dtbclk_khz * 1000; in dccg32_set_dtbclk_dto()
236 int ref_dtbclk_khz, in dccg32_set_valid_pixel_rate() argument
242 dto_params.ref_dtbclk_khz = ref_dtbclk_khz; in dccg32_set_valid_pixel_rate()
A Ddcn32_hwseq.c704 clocks->ref_dtbclk_khz = dc->clk_mgr->bw_params->clk_table.entries[0].dtbclk_mhz * 1000; in dcn32_initialize_min_clocks()
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dcn31/
A Ddcn31_dccg.c543 if (params->ref_dtbclk_khz && req_dtbclk_khz) { in dccg31_set_dtbclk_dto()
547 modulo = params->ref_dtbclk_khz * 1000; in dccg31_set_dtbclk_dto()
548 phase = div_u64((((unsigned long long)modulo * req_dtbclk_khz) + params->ref_dtbclk_khz - 1), in dccg31_set_dtbclk_dto()
549 params->ref_dtbclk_khz); in dccg31_set_dtbclk_dto()
587 if (params->ref_dtbclk_khz && params->req_audio_dtbclk_khz) { in dccg31_set_audio_dtbclk_dto()
591 modulo = params->ref_dtbclk_khz * 1000; in dccg31_set_audio_dtbclk_dto()
592 …div_u64((((unsigned long long)modulo * params->req_audio_dtbclk_khz) + params->ref_dtbclk_khz - 1), in dccg31_set_audio_dtbclk_dto()
593 params->ref_dtbclk_khz); in dccg31_set_audio_dtbclk_dto()
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/inc/hw/
A Ddccg.h82 int ref_dtbclk_khz; member
159 int ref_dtbclk_khz,
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn32/
A Ddcn32_clk_mgr.c492 new_clocks->ref_dtbclk_khz = clk_mgr_base->bw_params->clk_table.entries[0].dtbclk_mhz * 1000; in dcn32_update_clocks()
497 …should_set_clock(safe_to_lower, new_clocks->ref_dtbclk_khz / 1000, clk_mgr_base->clks.ref_dtbclk_k… in dcn32_update_clocks()
499 clk_mgr_base->clks.ref_dtbclk_khz = in dcn32_update_clocks()
500 …dcn32_smu_set_hard_min_by_freq(clk_mgr, PPCLK_DTBCLK, khz_to_mhz_ceil(new_clocks->ref_dtbclk_khz)); in dcn32_update_clocks()
836 clk_mgr->base.clks.ref_dtbclk_khz = 477800; in dcn32_clk_mgr_construct()
838 clk_mgr->base.clks.ref_dtbclk_khz = 268750; in dcn32_clk_mgr_construct()
849 clk_mgr->base.clks.ref_dtbclk_khz != clk_mgr->base.boot_snapshot.dtbclk) { in dcn32_clk_mgr_construct()
850 clk_mgr->base.clks.ref_dtbclk_khz = clk_mgr->base.boot_snapshot.dtbclk; in dcn32_clk_mgr_construct()
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn31/
A Ddcn31_clk_mgr.c297 uint32_t ref_dtbclk = clk_mgr->clks.ref_dtbclk_khz; in dcn31_init_clocks()
301 clk_mgr->clks.ref_dtbclk_khz = ref_dtbclk; // restore ref_dtbclk in dcn31_init_clocks()
655 return clk_mgr_base->clks.ref_dtbclk_khz; in dcn31_get_dtb_ref_freq_khz()
741 clk_mgr->base.base.clks.ref_dtbclk_khz = 600000; in dcn31_clk_mgr_construct()
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn315/
A Ddcn315_clk_mgr.c662 clk_mgr->base.base.clks.ref_dtbclk_khz = clk_mgr->base.base.dprefclk_khz; in dcn315_clk_mgr_construct()
664 …clk_mgr->base.base.clks.ref_dtbclk_khz = dce_adjust_dp_ref_freq_for_ss(&clk_mgr->base, clk_mgr->ba… in dcn315_clk_mgr_construct()
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn316/
A Ddcn316_clk_mgr.c692 clk_mgr->base.base.clks.ref_dtbclk_khz = clk_mgr->base.base.dprefclk_khz; in dcn316_clk_mgr_construct()
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/
A Ddc.h522 int ref_dtbclk_khz; member
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn314/
A Ddcn314_clk_mgr.c788 clk_mgr->base.base.clks.ref_dtbclk_khz = 600000; in dcn314_clk_mgr_construct()
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dcn20/
A Ddcn20_hwseq.c2723 dto_params.ref_dtbclk_khz = dc->clk_mgr->funcs->get_dtb_ref_clk_frequency(dc->clk_mgr); in dcn20_enable_stream()
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dml/dcn32/
A Ddcn32_fpu.c1336 context->bw_ctx.bw.dcn.clk.ref_dtbclk_khz = context->bw_ctx.dml.vba.DTBCLKPerState[vlevel] * 1000; in dcn32_calculate_dlg_params()

Completed in 33 milliseconds