Home
last modified time | relevance | path

Searched refs:refclk (Results 1 – 25 of 257) sorted by relevance

1234567891011

/linux-6.3-rc2/drivers/gpu/drm/nouveau/nvkm/subdev/clk/
A Dpllgt215.c42 lM = (info->refclk + info->vco1.max_inputfreq) / info->vco1.max_inputfreq; in gt215_pll_calc()
44 hM = (info->refclk + info->vco1.min_inputfreq) / info->vco1.min_inputfreq; in gt215_pll_calc()
50 N = tmp / info->refclk; in gt215_pll_calc()
51 fN = tmp % info->refclk; in gt215_pll_calc()
54 if (fN >= info->refclk / 2) in gt215_pll_calc()
57 if (fN < info->refclk / 2) in gt215_pll_calc()
59 fN = tmp - (N * info->refclk); in gt215_pll_calc()
67 err = abs(freq - (info->refclk * N / M / *P)); in gt215_pll_calc()
75 *pfN = ((fN << 13) + info->refclk / 2) / info->refclk; in gt215_pll_calc()
86 return info->refclk * *pN / *pM / *P; in gt215_pll_calc()
/linux-6.3-rc2/drivers/gpu/drm/i915/display/
A Dintel_cdclk.c1226 u16 refclk; member
1233 { .refclk = 19200, .cdclk = 144000, .divider = 8, .ratio = 60 },
1234 { .refclk = 19200, .cdclk = 288000, .divider = 4, .ratio = 60 },
1235 { .refclk = 19200, .cdclk = 384000, .divider = 3, .ratio = 60 },
1236 { .refclk = 19200, .cdclk = 576000, .divider = 2, .ratio = 60 },
1364 for (i = 0; table[i].refclk; i++) in bxt_calc_cdclk()
1365 if (table[i].refclk == dev_priv->display.cdclk.hw.ref && in bxt_calc_cdclk()
1383 for (i = 0; table[i].refclk; i++) in bxt_calc_cdclk_pll_vco()
1384 if (table[i].refclk == dev_priv->display.cdclk.hw.ref && in bxt_calc_cdclk_pll_vco()
1687 for (i = 0; table[i].refclk; i++) in cdclk_squash_waveform()
[all …]
A Dintel_dpll.c768 int refclk = 100000; in bxt_find_best_dpll() local
1120 int refclk = 120000; in ilk_crtc_compute_clock() local
1222 int refclk = 100000; in chv_crtc_compute_clock() local
1274 int refclk = 96000; in g4x_crtc_compute_clock() local
1281 refclk); in g4x_crtc_compute_clock()
1321 int refclk = 96000; in pnv_crtc_compute_clock() local
1328 refclk); in pnv_crtc_compute_clock()
1357 int refclk = 96000; in i9xx_crtc_compute_clock() local
1364 refclk); in i9xx_crtc_compute_clock()
1395 int refclk = 48000; in i8xx_crtc_compute_clock() local
[all …]
A Dintel_dpll.h23 int vlv_calc_dpll_params(int refclk, struct dpll *clock);
24 int pnv_calc_dpll_params(int refclk, struct dpll *clock);
25 int i9xx_calc_dpll_params(int refclk, struct dpll *clock);
42 int chv_calc_dpll_params(int refclk, struct dpll *pll_clock);
/linux-6.3-rc2/drivers/phy/ti/
A Dphy-dm816x-usb.c47 struct clk *refclk; member
77 if (clk_get_rate(phy->refclk) != 24000000) in dm816x_usb_phy_init()
124 clk_disable(phy->refclk); in dm816x_usb_phy_runtime_suspend()
135 error = clk_enable(phy->refclk); in dm816x_usb_phy_runtime_resume()
152 clk_disable(phy->refclk); in dm816x_usb_phy_runtime_resume()
227 phy->refclk = devm_clk_get(phy->dev, "refclk"); in dm816x_usb_phy_probe()
228 if (IS_ERR(phy->refclk)) in dm816x_usb_phy_probe()
229 return PTR_ERR(phy->refclk); in dm816x_usb_phy_probe()
230 error = clk_prepare(phy->refclk); in dm816x_usb_phy_probe()
256 clk_unprepare(phy->refclk); in dm816x_usb_phy_probe()
[all …]
A Dphy-ti-pipe3.c171 struct clk *refclk; member
608 if (IS_ERR(phy->refclk)) { in ti_pipe3_get_clk()
614 return PTR_ERR(phy->refclk); in ti_pipe3_get_clk()
826 if (!IS_ERR(phy->refclk)) { in ti_pipe3_probe()
827 clk_prepare_enable(phy->refclk); in ti_pipe3_probe()
849 clk_disable_unprepare(phy->refclk); in ti_pipe3_remove()
861 if (!IS_ERR(phy->refclk)) { in ti_pipe3_enable_clocks()
892 if (!IS_ERR(phy->refclk)) in ti_pipe3_enable_clocks()
893 clk_disable_unprepare(phy->refclk); in ti_pipe3_enable_clocks()
902 if (!IS_ERR(phy->refclk)) in ti_pipe3_disable_clocks()
[all …]
/linux-6.3-rc2/drivers/gpu/drm/gma500/
A Dgma_display.h44 int target, int refclk,
49 void (*clock)(int refclk, struct gma_clock_t *clock);
50 const struct gma_limit_t *(*limit)(struct drm_crtc *crtc, int refclk);
83 extern const struct gma_limit_t *gma_limit(struct drm_crtc *crtc, int refclk);
84 extern void gma_clock(int refclk, struct gma_clock_t *clock);
89 struct drm_crtc *crtc, int target, int refclk,
A Dcdv_intel_display.c365 int refclk) in cdv_intel_limit() argument
373 if (refclk == 96000) in cdv_intel_limit()
379 if (refclk == 27000) in cdv_intel_limit()
384 if (refclk == 27000) in cdv_intel_limit()
403 int refclk, in cdv_intel_find_dp_pll() argument
411 switch (refclk) { in cdv_intel_find_dp_pll()
582 int refclk; in cdv_intel_crtc_mode_set() local
629 refclk = 96000; in cdv_intel_crtc_mode_set()
632 refclk = 27000; in cdv_intel_crtc_mode_set()
643 refclk = 27000; in cdv_intel_crtc_mode_set()
[all …]
A Doaktrail_crtc.c41 int refclk, struct gma_clock_t *best_clock);
45 int refclk, struct gma_clock_t *best_clock);
84 int refclk) in mrst_limit() argument
116 clock->dot = (refclk * clock->m) / (14 * clock->p1); in mrst_lvds_clock()
128 int refclk, struct gma_clock_t *best_clock) in mrst_sdvo_find_best_pll() argument
153 actual_freq = (refclk * clock.m) / in mrst_sdvo_find_best_pll()
186 int refclk, struct gma_clock_t *best_clock) in mrst_lvds_find_best_pll() argument
199 mrst_lvds_clock(refclk, &clock); in mrst_lvds_find_best_pll()
370 int refclk = 0; in oaktrail_crtc_mode_set() local
506 limit = mrst_limit(crtc, refclk); in oaktrail_crtc_mode_set()
[all …]
/linux-6.3-rc2/drivers/phy/xilinx/
A Dphy-zynqmp.c201 unsigned int refclk; member
770 unsigned int refclk; in xpsgtr_xlate() local
799 refclk = args->args[3]; in xpsgtr_xlate()
801 !gtr_dev->refclk_sscs[refclk]) { in xpsgtr_xlate()
806 gtr_phy->refclk = refclk; in xpsgtr_xlate()
890 unsigned int refclk; in xpsgtr_get_ref_clocks() local
893 for (refclk = 0; refclk < ARRAY_SIZE(gtr_dev->refclk_sscs); ++refclk) { in xpsgtr_get_ref_clocks()
904 refclk); in xpsgtr_get_ref_clocks()
915 gtr_dev->clk[refclk] = clk; in xpsgtr_get_ref_clocks()
933 rate, refclk); in xpsgtr_get_ref_clocks()
[all …]
/linux-6.3-rc2/drivers/net/ethernet/arc/
A Demac_rockchip.c32 struct clk *refclk; member
147 priv->refclk = devm_clk_get(dev, "macref"); in emac_rockchip_probe()
148 if (IS_ERR(priv->refclk)) { in emac_rockchip_probe()
150 PTR_ERR(priv->refclk)); in emac_rockchip_probe()
151 err = PTR_ERR(priv->refclk); in emac_rockchip_probe()
155 err = clk_prepare_enable(priv->refclk); in emac_rockchip_probe()
195 err = clk_set_rate(priv->refclk, 50000000); in emac_rockchip_probe()
241 clk_disable_unprepare(priv->refclk); in emac_rockchip_probe()
255 clk_disable_unprepare(priv->refclk); in emac_rockchip_remove()
/linux-6.3-rc2/Documentation/devicetree/bindings/phy/
A Dfsl,imx8-pcie-phy.yaml43 fsl,refclk-pad-mode:
45 Specifies the mode of the refclk pad used. It can be UNUSED(PHY
47 is provided externally via the refclk pad) or OUTPUT(PHY refclock
48 is derived from SoC internal source and provided on the refclk pad).
79 - fsl,refclk-pad-mode
99 fsl,refclk-pad-mode = <IMX8_PCIE_REFCLK_PAD_INPUT>;
/linux-6.3-rc2/Documentation/devicetree/bindings/usb/
A Docteon-usb.txt24 - cavium,refclk-type: type of the USB reference clock. Allowed values are
27 - refclk-frequency: deprecated, use "clock-frequency".
29 - refclk-type: deprecated, use "cavium,refclk-type".
54 cavium,refclk-type = "crystal";
A Ddwc3-cavium.txt18 refclk-frequency = <0x05f5e100>;
19 refclk-type-ss = "dlmc_ref_clk0";
20 refclk-type-hs = "dlmc_ref_clk0";
A Dsmsc,usb3503.yaml62 const: refclk
64 refclk-frequency:
91 clock-names = "refclk";
106 refclk-frequency = <19200000>;
/linux-6.3-rc2/Documentation/devicetree/bindings/mips/cavium/
A Ductl.txt16 - refclk-frequency: A single cell containing the reference clock
19 - refclk-type: A string describing the reference clock connection
30 refclk-frequency = <24000000>;
32 refclk-type = "crystal";
/linux-6.3-rc2/Documentation/devicetree/bindings/pinctrl/
A Dralink,mt7620-pinctrl.yaml38 pcie refclk, pcie rst, pcm gpio, pcm i2s, pcm uartf, refclk,
39 rgmii1, rgmii2, sd, spi, spi refclk, uartf, uartlite, wdt refclk,
46 refclk, rsvd, sdxc, sdxc d5 d4, sdxc d6, sdxc d7, spi, spi cs1,
96 spi, spi refclk, uartf, uartlite, wdt, wled]
101 p4led_an, p4led_kn, perst, pwm0, pwm1, refclk,
290 const: pcie refclk
389 const: refclk
398 enum: [gpio, refclk, spi cs1]
493 const: spi refclk
497 enum: [spi refclk]
[all …]
/linux-6.3-rc2/sound/soc/meson/
A Daxg-spdifin.c55 struct clk *refclk; member
121 ret = clk_prepare_enable(priv->refclk); in axg_spdifin_startup()
140 clk_disable_unprepare(priv->refclk); in axg_spdifin_shutdown()
193 ret = clk_set_rate(priv->refclk, priv->conf->ref_rate); in axg_spdifin_sample_mode_config()
203 rate = clk_get_rate(priv->refclk); in axg_spdifin_sample_mode_config()
485 priv->refclk = devm_clk_get(dev, "refclk"); in axg_spdifin_probe()
486 if (IS_ERR(priv->refclk)) in axg_spdifin_probe()
487 return dev_err_probe(dev, PTR_ERR(priv->refclk), "failed to get mclk\n"); in axg_spdifin_probe()
/linux-6.3-rc2/arch/arm/boot/dts/
A Dberlin2cd.dtsi51 refclk: oscillator { label
389 clocks = <&refclk>;
446 clocks = <&refclk>;
453 clocks = <&refclk>;
461 clocks = <&refclk>;
486 clocks = <&refclk>;
497 clocks = <&refclk>;
507 clocks = <&refclk>;
532 clocks = <&refclk>;
544 clocks = <&refclk>;
[all …]
A Dkeystone-k2hk-evm.dts59 clock-output-names = "refclk-sys";
66 clock-output-names = "refclk-pass";
73 clock-output-names = "refclk-arm";
80 clock-output-names = "refclk-ddr3a";
87 clock-output-names = "refclk-ddr3b";
/linux-6.3-rc2/drivers/net/ethernet/ti/
A Dcpts.c559 err = clk_enable(cpts->refclk); in cpts_register()
580 clk_disable(cpts->refclk); in cpts_register()
600 clk_disable(cpts->refclk); in cpts_unregister()
609 freq = clk_get_rate(cpts->refclk); in cpts_calc_mult_shift()
761 if (IS_ERR(cpts->refclk)) in cpts_create()
765 if (IS_ERR(cpts->refclk)) { in cpts_create()
767 PTR_ERR(cpts->refclk)); in cpts_create()
768 return ERR_CAST(cpts->refclk); in cpts_create()
771 ret = clk_prepare(cpts->refclk); in cpts_create()
798 if (WARN_ON(!cpts->refclk)) in cpts_release()
[all …]
/linux-6.3-rc2/drivers/spi/
A Dspi-zynq-qspi.c136 struct clk *refclk; member
348 (clk_get_rate(xqspi->refclk) / (2 << baud_rate_val)) > in zynq_qspi_config_op()
386 clk_enable(qspi->refclk); in zynq_qspi_setup_op()
662 xqspi->refclk = devm_clk_get(&pdev->dev, "ref_clk"); in zynq_qspi_probe()
663 if (IS_ERR(xqspi->refclk)) { in zynq_qspi_probe()
665 ret = PTR_ERR(xqspi->refclk); in zynq_qspi_probe()
675 ret = clk_prepare_enable(xqspi->refclk); in zynq_qspi_probe()
710 ctlr->max_speed_hz = clk_get_rate(xqspi->refclk) / 2; in zynq_qspi_probe()
725 clk_disable_unprepare(xqspi->refclk); in zynq_qspi_probe()
750 clk_disable_unprepare(xqspi->refclk); in zynq_qspi_remove()
/linux-6.3-rc2/drivers/phy/
A Dphy-pistachio-usb.c38 unsigned int refclk; member
68 p_phy->refclk << USB_PHY_STRAP_CONTROL_REFCLK_SHIFT); in pistachio_usb_phy_power_on()
71 if (p_phy->refclk == REFCLK_XO_CRYSTAL && rate != 12000000) { in pistachio_usb_phy_power_on()
161 &p_phy->refclk); in pistachio_usb_phy_probe()
/linux-6.3-rc2/Documentation/devicetree/bindings/clock/
A Dmarvell,berlin.txt18 "refclk" for the SoCs oscillator input on all SoCs,
29 clocks = <&refclk>;
30 clock-names = "refclk";
/linux-6.3-rc2/drivers/gpu/drm/nouveau/nvkm/subdev/bios/
A Dpll.c327 info->refclk = nvbios_rd32(bios, data + 31); in nvbios_pll_parse()
350 info->refclk = nvbios_rd32(bios, data + 28); in nvbios_pll_parse()
353 info->refclk = nvbios_rd16(bios, data + 9) * 1000; in nvbios_pll_parse()
368 info->refclk = nvbios_rd16(bios, data + 1) * 1000; in nvbios_pll_parse()
386 if (!info->refclk) { in nvbios_pll_parse()
387 info->refclk = device->crystal; in nvbios_pll_parse()
393 info->refclk = 200000; in nvbios_pll_parse()
395 info->refclk = 25000; in nvbios_pll_parse()

Completed in 54 milliseconds

1234567891011