Home
last modified time | relevance | path

Searched refs:regMP0_SMN_C2PMSG_81 (Results 1 – 9 of 9) sorted by relevance

/linux-6.3-rc2/drivers/gpu/drm/amd/amdgpu/
A Dpsp_v13_0_4.c64 sol_reg = RREG32_SOC15(MP0, 0, regMP0_SMN_C2PMSG_81); in psp_v13_0_4_is_sos_alive()
187 ret = psp_wait_for(psp, SOC15_REG_OFFSET(MP0, 0, regMP0_SMN_C2PMSG_81), in psp_v13_0_4_bootloader_load_sos()
188 RREG32_SOC15(MP0, 0, regMP0_SMN_C2PMSG_81), in psp_v13_0_4_bootloader_load_sos()
A Dpsp_v13_0.c125 sol_reg = RREG32_SOC15(MP0, 0, regMP0_SMN_C2PMSG_81); in psp_v13_0_is_sos_alive()
254 ret = psp_wait_for(psp, SOC15_REG_OFFSET(MP0, 0, regMP0_SMN_C2PMSG_81), in psp_v13_0_bootloader_load_sos()
255 RREG32_SOC15(MP0, 0, regMP0_SMN_C2PMSG_81), in psp_v13_0_bootloader_load_sos()
A Dsoc21.c484 sol_reg = RREG32_SOC15(MP0, 0, regMP0_SMN_C2PMSG_81); in soc21_need_reset_on_init()
/linux-6.3-rc2/drivers/gpu/drm/amd/include/asic_reg/mp/
A Dmp_13_0_8_offset.h130 #define regMP0_SMN_C2PMSG_81 macro
A Dmp_13_0_2_offset.h129 #define regMP0_SMN_C2PMSG_81 macro
A Dmp_13_0_4_offset.h129 #define regMP0_SMN_C2PMSG_81 macro
A Dmp_13_0_0_offset.h127 #define regMP0_SMN_C2PMSG_81 macro
A Dmp_13_0_5_offset.h129 #define regMP0_SMN_C2PMSG_81 macro
/linux-6.3-rc2/drivers/gpu/drm/amd/pm/swsmu/smu13/
A Daldebaran_ppt.c2003 val = RREG32_SOC15(MP0, 0, regMP0_SMN_C2PMSG_81); in aldebaran_is_mode1_reset_supported()

Completed in 33 milliseconds