Home
last modified time | relevance | path

Searched refs:regMP1_SMN_IH_SW_INT (Results 1 – 6 of 6) sorted by relevance

/linux-6.3-rc2/drivers/gpu/drm/amd/include/asic_reg/mp/
A Dmp_13_0_8_offset.h380 #define regMP1_SMN_IH_SW_INT macro
A Dmp_13_0_2_offset.h385 #define regMP1_SMN_IH_SW_INT macro
A Dmp_13_0_4_offset.h378 #define regMP1_SMN_IH_SW_INT macro
A Dmp_13_0_0_offset.h377 #define regMP1_SMN_IH_SW_INT macro
A Dmp_13_0_5_offset.h379 #define regMP1_SMN_IH_SW_INT macro
/linux-6.3-rc2/drivers/gpu/drm/amd/pm/swsmu/smu13/
A Dsmu_v13_0.c1327 val = RREG32_SOC15(MP1, 0, regMP1_SMN_IH_SW_INT); in smu_v13_0_set_irq_state()
1330 WREG32_SOC15(MP1, 0, regMP1_SMN_IH_SW_INT, val); in smu_v13_0_set_irq_state()

Completed in 21 milliseconds