/linux-6.3-rc2/drivers/mmc/host/ |
A D | sdhci-pci-dwc-mshc.c | 41 sdhci_writel(host, reg, (SDHC_AT_CTRL_R + vendor_ptr)); in sdhci_snps_set_clock() 49 sdhci_writel(host, reg, (SDHC_GPIO_OUT + vendor_ptr)); in sdhci_snps_set_clock() 53 sdhci_writel(host, DIV_REG_100_MHZ, SDHC_MMCM_DIV_REG); in sdhci_snps_set_clock() 54 sdhci_writel(host, CLKFBOUT_100_MHZ, in sdhci_snps_set_clock() 57 sdhci_writel(host, DIV_REG_200_MHZ, SDHC_MMCM_DIV_REG); in sdhci_snps_set_clock() 58 sdhci_writel(host, CLKFBOUT_200_MHZ, in sdhci_snps_set_clock() 65 sdhci_writel(host, reg, (SDHC_GPIO_OUT + vendor_ptr)); in sdhci_snps_set_clock()
|
A D | sdhci-milbeaut.c | 67 sdhci_writel(host, ctrl, F_SDH30_IO_CONTROL2); in sdhci_milbeaut_soft_voltage_switch() 69 sdhci_writel(host, ctrl, F_SDH30_IO_CONTROL2); in sdhci_milbeaut_soft_voltage_switch() 72 sdhci_writel(host, ctrl, F_SDH30_IO_CONTROL2); in sdhci_milbeaut_soft_voltage_switch() 77 sdhci_writel(host, ctrl, F_SDH30_TUNING_SETTING); in sdhci_milbeaut_soft_voltage_switch() 120 sdhci_writel(host, ctl, F_SDH30_ESD_CONTROL); in sdhci_milbeaut_reset() 138 sdhci_writel(host, 0, MLB_SOFT_RESET); in sdhci_milbeaut_bridge_reset() 169 sdhci_writel(host, val, MLB_CR_SET); in sdhci_milbeaut_bridge_init() 183 sdhci_writel(host, ctl, F_SDH30_IO_CONTROL2); in sdhci_milbeaut_vendor_init() 185 sdhci_writel(host, ctl, F_SDH30_IO_CONTROL2); in sdhci_milbeaut_vendor_init() 187 sdhci_writel(host, ctl, F_SDH30_IO_CONTROL2); in sdhci_milbeaut_vendor_init() [all …]
|
A D | sdhci-of-esdhc.c | 802 sdhci_writel(host, ctrl, ESDHC_PROCTL); in esdhc_pltfm_set_bus_width() 841 sdhci_writel(host, val, ESDHC_PROCTL); in esdhc_reset() 855 sdhci_writel(host, val, ESDHC_TBCTL); in esdhc_reset() 970 sdhci_writel(host, val, ESDHC_TBCTL); in esdhc_tuning_block_enable() 984 sdhci_writel(host, val, ESDHC_TBCTL); in esdhc_tuning_window_ptr() 990 sdhci_writel(host, val, ESDHC_TBCTL); in esdhc_tuning_window_ptr() 1050 sdhci_writel(host, val, ESDHC_TBPTR); in esdhc_execute_sw_tuning() 1056 sdhci_writel(host, val, ESDHC_TBCTL); in esdhc_execute_sw_tuning() 1106 sdhci_writel(host, val, ESDHC_TBCTL); in esdhc_execute_tuning() 1199 sdhci_writel(host, val, ESDHC_TBCTL); in esdhc_set_uhs_signaling() [all …]
|
A D | sdhci-of-dwcmshc.c | 202 sdhci_writel(host, vendor, reg); in dwcmshc_hs400_enhanced_strobe() 236 sdhci_writel(host, extra, reg); in dwcmshc_rk3568_set_clock() 245 sdhci_writel(host, 0, DWCMSHC_EMMC_DLL_TXCLK); in dwcmshc_rk3568_set_clock() 246 sdhci_writel(host, 0, DECMSHC_EMMC_DLL_CMDOUT); in dwcmshc_rk3568_set_clock() 260 sdhci_writel(host, BIT(1), DWCMSHC_EMMC_DLL_CTRL); in dwcmshc_rk3568_set_clock() 262 sdhci_writel(host, 0x0, DWCMSHC_EMMC_DLL_CTRL); in dwcmshc_rk3568_set_clock() 271 sdhci_writel(host, extra, DWCMSHC_EMMC_DLL_RXCLK); in dwcmshc_rk3568_set_clock() 277 sdhci_writel(host, extra, DWCMSHC_EMMC_DLL_CTRL); in dwcmshc_rk3568_set_clock() 310 sdhci_writel(host, extra, DWCMSHC_EMMC_DLL_TXCLK); in dwcmshc_rk3568_set_clock() 409 sdhci_writel(host, 0, DWCMSHC_EMMC_DLL_TXCLK); in dwcmshc_rk35xx_init() [all …]
|
A D | sdhci_f_sdh30.c | 40 sdhci_writel(host, ctrl, F_SDH30_IO_CONTROL2); in sdhci_f_sdh30_soft_voltage_switch() 42 sdhci_writel(host, ctrl, F_SDH30_IO_CONTROL2); in sdhci_f_sdh30_soft_voltage_switch() 45 sdhci_writel(host, ctrl, F_SDH30_IO_CONTROL2); in sdhci_f_sdh30_soft_voltage_switch() 52 sdhci_writel(host, ctrl, F_SDH30_ESD_CONTROL); in sdhci_f_sdh30_soft_voltage_switch() 57 sdhci_writel(host, ctrl, F_SDH30_TUNING_SETTING); in sdhci_f_sdh30_soft_voltage_switch() 78 sdhci_writel(host, ctl, F_SDH30_ESD_CONTROL); in sdhci_f_sdh30_reset() 85 sdhci_writel(host, ctl, F_SDH30_TEST); in sdhci_f_sdh30_reset() 183 sdhci_writel(host, reg & ~F_SDH30_EMMC_RST, F_SDH30_ESD_CONTROL); in sdhci_f_sdh30_probe() 185 sdhci_writel(host, reg | F_SDH30_EMMC_RST, F_SDH30_ESD_CONTROL); in sdhci_f_sdh30_probe()
|
A D | sdhci-xenon-phy.c | 237 sdhci_writel(host, reg, phy_regs->timing_adj); in xenon_emmc_phy_init() 353 sdhci_writel(host, reg, phy_regs->dll_ctrl); in xenon_emmc_phy_enable_dll() 408 sdhci_writel(host, reg, XENON_SLOT_OP_STATUS_CTRL); in xenon_emmc_phy_config_tuning() 422 sdhci_writel(host, reg, XENON_SLOT_EMMC_CTRL); in xenon_emmc_phy_disable_strobe() 465 sdhci_writel(host, reg, XENON_SLOT_EMMC_CTRL); in xenon_emmc_phy_strobe_delay_adj() 536 sdhci_writel(host, reg, phy_regs->timing_adj); in xenon_emmc_phy_slow_mode() 561 sdhci_writel(host, reg, phy_regs->pad_ctrl); in xenon_emmc_phy_set() 590 sdhci_writel(host, reg, phy_regs->timing_adj); in xenon_emmc_phy_set() 603 sdhci_writel(host, reg, phy_regs->pad_ctrl2); in xenon_emmc_phy_set() 630 sdhci_writel(host, reg, phy_regs->func_ctrl); in xenon_emmc_phy_set() [all …]
|
A D | sdhci-bcm-kona.c | 59 sdhci_writel(host, val, KONA_SDHOST_CORECTRL); in sdhci_bcm_kona_sd_reset() 79 sdhci_writel(host, val, KONA_SDHOST_CORECTRL); in sdhci_bcm_kona_sd_reset() 91 sdhci_writel(host, val, KONA_SDHOST_COREIMR); in sdhci_bcm_kona_sd_init() 104 sdhci_writel(host, val, KONA_SDHOST_CORECTRL); in sdhci_bcm_kona_sd_init() 139 sdhci_writel(host, val, KONA_SDHOST_CORESTAT); in sdhci_bcm_kona_sd_card_emulate() 142 sdhci_writel(host, val, KONA_SDHOST_CORESTAT); in sdhci_bcm_kona_sd_card_emulate()
|
A D | sdhci-xenon.c | 32 sdhci_writel(host, reg, SDHCI_CLOCK_CONTROL); in xenon_enable_internal_clk() 66 sdhci_writel(host, reg, XENON_SYS_OP_CTRL); in xenon_set_sdclk_off_idle() 79 sdhci_writel(host, reg, XENON_SYS_OP_CTRL); in xenon_set_acg() 90 sdhci_writel(host, reg, XENON_SYS_OP_CTRL); in xenon_enable_sdhc() 108 sdhci_writel(host, reg, XENON_SYS_OP_CTRL); in xenon_disable_sdhc() 119 sdhci_writel(host, reg, XENON_SYS_EXT_OP_CTRL); in xenon_enable_sdhc_parallel_tran() 129 sdhci_writel(host, reg, XENON_SYS_EXT_OP_CTRL); in xenon_mask_cmd_conflict_err() 146 sdhci_writel(host, reg, SDHCI_SIGNAL_ENABLE); in xenon_retune_setup() 149 sdhci_writel(host, reg, SDHCI_INT_ENABLE); in xenon_retune_setup() 391 sdhci_writel(host, reg, XENON_SYS_CFG_INFO); in xenon_enable_sdio_irq() [all …]
|
A D | sdhci-pci-gli.c | 169 sdhci_writel(host, wt_value, SDHCI_GLI_9750_WT); in gl9750_wt_on() 186 sdhci_writel(host, wt_value, SDHCI_GLI_9750_WT); in gl9750_wt_off() 252 sdhci_writel(host, pll_value, SDHCI_GLI_9750_PLL); in gli_set_9750() 253 sdhci_writel(host, misc_value, SDHCI_GLI_9750_MISC); in gli_set_9750() 298 sdhci_writel(host, misc_value, SDHCI_GLI_9750_MISC); in gli_set_9750_rx_inv() 363 sdhci_writel(host, pll, SDHCI_GLI_9750_PLL); in gl9750_disable_ssc_pll() 379 sdhci_writel(host, pll, SDHCI_GLI_9750_PLL); in gl9750_set_pll() 413 sdhci_writel(host, ssc, SDHCI_GLI_9750_PLLSSC); in gl9750_set_ssc() 414 sdhci_writel(host, pll, SDHCI_GLI_9750_PLL); in gl9750_set_ssc() 482 sdhci_writel(host, value, SDHCI_GLI_9750_CFG2); in gl9750_hw_setting() [all …]
|
A D | sdhci-sprd.c | 115 sdhci_writel(host, val, SDHCI_SPRD_REG_DEBOUNCE); in sdhci_sprd_init_config() 192 sdhci_writel(host, dll_dly_offset, SDHCI_SPRD_REG_32_DLL_DLY_OFFSET); in sdhci_sprd_set_dll_invert() 238 sdhci_writel(host, val, SDHCI_SPRD_REG_32_BUSY_POSI); in _sdhci_sprd_set_clock() 249 sdhci_writel(host, tmp, SDHCI_SPRD_REG_32_DLL_CFG); in sdhci_sprd_enable_phy_dll() 256 sdhci_writel(host, tmp, SDHCI_SPRD_REG_32_DLL_CFG); in sdhci_sprd_enable_phy_dll() 262 sdhci_writel(host, tmp, SDHCI_SPRD_REG_32_DLL_CFG); in sdhci_sprd_enable_phy_dll() 363 sdhci_writel(host, p[timing], SDHCI_SPRD_REG_32_DLL_DLY); in sdhci_sprd_set_uhs_signaling() 532 sdhci_writel(host, p[MMC_TIMING_MMC_HS400 + 1], in sdhci_sprd_hs400_enhanced_strobe()
|
A D | sdhci.c | 172 sdhci_writel(host, host->ier, SDHCI_INT_ENABLE); in sdhci_set_card_detection() 601 sdhci_writel(host, scratch, SDHCI_BUFFER); in sdhci_write_block_pio() 900 sdhci_writel(host, addr, SDHCI_DMA_ADDRESS); in sdhci_set_sdma_addr() 1672 sdhci_writel(host, cmd->arg, SDHCI_ARGUMENT); in sdhci_send_command() 2342 sdhci_writel(host, 0, SDHCI_SIGNAL_ENABLE); in sdhci_set_ios() 3767 sdhci_writel(host, 0, SDHCI_INT_ENABLE); in sdhci_suspend_host() 3996 sdhci_writel(host, mask, SDHCI_INT_STATUS); in sdhci_cqe_irq() 4850 sdhci_writel(host, 0, SDHCI_INT_ENABLE); in __sdhci_add_host() 4851 sdhci_writel(host, 0, SDHCI_SIGNAL_ENABLE); in __sdhci_add_host() 4909 sdhci_writel(host, 0, SDHCI_INT_ENABLE); in sdhci_remove_host() [all …]
|
A D | sdhci-tegra.c | 356 sdhci_writel(host, reg, SDHCI_TEGRA_VENDOR_CLOCK_CTRL); in tegra_sdhci_set_tap() 438 sdhci_writel(host, val, SDHCI_TEGRA_SDMEM_COMP_PADCTRL); in tegra_sdhci_configure_cal_pad() 452 sdhci_writel(host, reg, SDHCI_TEGRA_AUTO_CAL_CONFIG); in tegra_sdhci_set_pad_autocal_offset() 498 sdhci_writel(host, reg, in tegra_sdhci_set_padctrl() 560 sdhci_writel(host, reg, SDHCI_TEGRA_AUTO_CAL_CONFIG); in tegra_sdhci_pad_autocalib() 578 sdhci_writel(host, reg, SDHCI_TEGRA_AUTO_CAL_CONFIG); in tegra_sdhci_pad_autocalib() 843 sdhci_writel(host, reg, SDHCI_TEGRA_VENDOR_DLLCAL_CFG); in tegra_sdhci_hs400_dll_cal() 881 sdhci_writel(host, val, SDHCI_VNDR_TUN_CTRL0_0); in tegra_sdhci_tap_correction() 1049 sdhci_writel(host, val, SDHCI_VNDR_TUN_CTRL0_0); in tegra_sdhci_set_uhs_signaling() 1050 sdhci_writel(host, 0, SDHCI_TEGRA_VNDR_TUN_CTRL1_0); in tegra_sdhci_set_uhs_signaling() [all …]
|
A D | sdhci-pci-o2micro.c | 113 sdhci_writel(host, scratch32, O2_PLL_DLL_WDT_CONTROL1); in sdhci_o2_enable_internal_clock() 116 sdhci_writel(host, scratch32, O2_PLL_DLL_WDT_CONTROL1); in sdhci_o2_enable_internal_clock() 120 sdhci_writel(host, scratch32, O2_PLL_DLL_WDT_CONTROL1); in sdhci_o2_enable_internal_clock() 147 sdhci_writel(host, scratch32, O2_PLL_DLL_WDT_CONTROL1); in sdhci_o2_enable_internal_clock() 260 sdhci_writel(host, scratch_32, O2_PLL_DLL_WDT_CONTROL1); in sdhci_o2_dll_recovery() 671 sdhci_writel(host, reg, O2_SD_VENDOR_SETTING2); in sdhci_pci_o2_probe_slot()
|
A D | sdhci-of-arasan.c | 362 sdhci_writel(host, vendor, SDHCI_ARASAN_VENDOR_REGISTER); in sdhci_arasan_hs400_enhanced_strobe() 815 sdhci_writel(host, regval, SDHCI_ARASAN_OTAPDLY_REGISTER); in sdhci_versal_sdcardclk_set_phase() 818 sdhci_writel(host, regval, SDHCI_ARASAN_OTAPDLY_REGISTER); in sdhci_versal_sdcardclk_set_phase() 882 sdhci_writel(host, regval, SDHCI_ARASAN_ITAPDLY_REGISTER); in sdhci_versal_sampleclk_set_phase() 884 sdhci_writel(host, regval, SDHCI_ARASAN_ITAPDLY_REGISTER); in sdhci_versal_sampleclk_set_phase() 887 sdhci_writel(host, regval, SDHCI_ARASAN_ITAPDLY_REGISTER); in sdhci_versal_sampleclk_set_phase() 889 sdhci_writel(host, regval, SDHCI_ARASAN_ITAPDLY_REGISTER); in sdhci_versal_sampleclk_set_phase()
|
A D | sdhci-omap.c | 495 sdhci_writel(host, host->ier, SDHCI_INT_ENABLE); in sdhci_omap_execute_tuning() 496 sdhci_writel(host, host->ier, SDHCI_SIGNAL_ENABLE); in sdhci_omap_execute_tuning() 522 sdhci_writel(host, ier, SDHCI_INT_ENABLE); in sdhci_omap_card_busy() 523 sdhci_writel(host, ier, SDHCI_SIGNAL_ENABLE); in sdhci_omap_card_busy() 538 sdhci_writel(host, host->ier, SDHCI_INT_ENABLE); in sdhci_omap_card_busy() 539 sdhci_writel(host, host->ier, SDHCI_SIGNAL_ENABLE); in sdhci_omap_card_busy() 913 sdhci_writel(host, intmask & CMD_MASK, SDHCI_INT_STATUS); in sdhci_omap_irq()
|
A D | sdhci-pxav2.c | 109 sdhci_writel(host, intmask & SDHCI_INT_CMD_MASK, SDHCI_INT_STATUS); in pxav1_irq() 146 sdhci_writel(host, 0, SDHCI_ARGUMENT); in pxav1_request_done()
|
A D | sdhci-acpi.c | 401 sdhci_writel(host, 0x3, VENDOR_SPECIFIC_PWRCTL_CLEAR_REG); in sdhci_acpi_qcom_handler() 402 sdhci_writel(host, 0x1, VENDOR_SPECIFIC_PWRCTL_CTL_REG); in sdhci_acpi_qcom_handler() 516 sdhci_writel(host, 0x40003210, SDHCI_AMD_RESET_DLL_REGISTER); in sdhci_acpi_amd_hs400_dll() 519 sdhci_writel(host, 0x40033210, SDHCI_AMD_RESET_DLL_REGISTER); in sdhci_acpi_amd_hs400_dll()
|
A D | sdhci-esdhc-mcf.c | 201 sdhci_writel(host, host->ier, SDHCI_INT_ENABLE); in esdhc_mcf_reset() 202 sdhci_writel(host, host->ier, SDHCI_SIGNAL_ENABLE); in esdhc_mcf_reset()
|
A D | sdhci.h | 668 static inline void sdhci_writel(struct sdhci_host *host, u32 val, int reg) in sdhci_writel() function 718 static inline void sdhci_writel(struct sdhci_host *host, u32 val, int reg) in sdhci_writel() function
|
A D | sdhci-esdhc-imx.c | 962 sdhci_writel(host, temp, ESDHC_SYSTEM_CONTROL); in esdhc_pltfm_set_clock() 990 sdhci_writel(host, temp, ESDHC_SYSTEM_CONTROL); in esdhc_pltfm_set_clock() 1344 sdhci_writel(host, host->ier, SDHCI_INT_ENABLE); in esdhc_reset() 1345 sdhci_writel(host, host->ier, SDHCI_SIGNAL_ENABLE); in esdhc_reset()
|
A D | sdhci-brcmstb.c | 51 sdhci_writel(host, reg, SDHCI_VENDOR); in enable_clock_gating()
|
A D | sdhci-of-at91.c | 128 sdhci_writel(host, calcr | SDMMC_CALCR_ALWYSON | SDMMC_CALCR_EN, in sdhci_at91_reset()
|
A D | sdhci-pci-core.c | 650 sdhci_writel(host, val, INTEL_HS400_ES_REG); in intel_hs400_enhanced_strobe() 1027 sdhci_writel(host, glk_rx_ctrl1, GLK_RX_CTRL1); in glk_rpm_retune_wa()
|
A D | sdhci-msm.c | 2086 sdhci_writel(host, ctrl, SDHCI_INT_ENABLE); in sdhci_msm_cqe_disable() 2087 sdhci_writel(host, SDHCI_INT_RESPONSE, SDHCI_INT_STATUS); in sdhci_msm_cqe_disable()
|