Home
last modified time | relevance | path

Searched refs:ARM_PLL_CTRL (Results 1 – 3 of 3) sorted by relevance

/lk-master/platform/zynq/
A Dclocks.c23 LTRACEF("ARM_PLL_CTRL 0x%x\n", SLCR_REG(ARM_PLL_CTRL)); in get_arm_pll_freq()
27 uint32_t fdiv = BITS_SHIFT(SLCR_REG(ARM_PLL_CTRL), 18, 12); in get_arm_pll_freq()
A Dplatform.c69 SLCR_REG(ARM_PLL_CTRL) = PLL_FDIV(cfg->arm.fdiv) | PLL_BYPASS_FORCE | PLL_RESET; in zynq_pll_init()
70 SLCR_REG(ARM_PLL_CTRL) &= ~PLL_RESET; in zynq_pll_init()
76 SLCR_REG(ARM_PLL_CTRL) &= ~PLL_BYPASS_FORCE; in zynq_pll_init()
/lk-master/platform/zynq/include/platform/
A Dzynq.h165 uint32_t ARM_PLL_CTRL; // ARM PLL Control member

Completed in 7 milliseconds