Searched refs:CLKDivision (Results 1 – 3 of 3) sorted by relevance
271 assert_param(IS_FMC_CLK_DIV(Timing->CLKDivision)); in FMC_NORSRAM_Timing_Init()289 (((Timing->CLKDivision)-1) << 20) |\ in FMC_NORSRAM_Timing_Init()299 tmpr |= (uint32_t)(((Timing->CLKDivision)-1) << 20); in FMC_NORSRAM_Timing_Init()329 assert_param(IS_FMC_CLK_DIV(Timing->CLKDivision)); in FMC_NORSRAM_Extended_Timing_Init()
166 Timing.CLKDivision = 2; in BSP_SRAM_Init()
498 …uint32_t CLKDivision; /*!< Defines the period of CLK clock output signal, express… member
Completed in 7 milliseconds