Home
last modified time | relevance | path

Searched refs:CLK_621_TRUE (Results 1 – 3 of 3) sorted by relevance

/lk-master/platform/zynq/
A Dclocks.c89 return get_cpu_input_freq() / ((SLCR_REG(CLK_621_TRUE) & 1) ? 3 : 2); in get_cpu_2x_freq()
94 return get_cpu_input_freq() / ((SLCR_REG(CLK_621_TRUE) & 1) ? 6 : 4); in get_cpu_1x_freq()
A Dplatform.c149 SLCR_REG(CLK_621_TRUE) = zynq_clk_cfg.clk_621_true; in zynq_clk_init()
/lk-master/platform/zynq/include/platform/
A Dzynq.h210 uint32_t CLK_621_TRUE; // CPU Clock Ratio Mode select member

Completed in 7 milliseconds