1 //*****************************************************************************
2 //
3 // hw_flash.h - Macros used when accessing the flash controller.
4 //
5 // Copyright (c) 2005-2012 Texas Instruments Incorporated.  All rights reserved.
6 // Software License Agreement
7 //
8 //   Redistribution and use in source and binary forms, with or without
9 //   modification, are permitted provided that the following conditions
10 //   are met:
11 //
12 //   Redistributions of source code must retain the above copyright
13 //   notice, this list of conditions and the following disclaimer.
14 //
15 //   Redistributions in binary form must reproduce the above copyright
16 //   notice, this list of conditions and the following disclaimer in the
17 //   documentation and/or other materials provided with the
18 //   distribution.
19 //
20 //   Neither the name of Texas Instruments Incorporated nor the names of
21 //   its contributors may be used to endorse or promote products derived
22 //   from this software without specific prior written permission.
23 //
24 // THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
25 // "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
26 // LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
27 // A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
28 // OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
29 // SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
30 // LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
31 // DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
32 // THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
33 // (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
34 // OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
35 //
36 // This is part of revision 9453 of the Stellaris Firmware Development Package.
37 //
38 //*****************************************************************************
39 
40 #ifndef __HW_FLASH_H__
41 #define __HW_FLASH_H__
42 
43 //*****************************************************************************
44 //
45 // The following are defines for the FLASH register offsets.
46 //
47 //*****************************************************************************
48 #define FLASH_FMA               0x400FD000  // Flash Memory Address
49 #define FLASH_FMD               0x400FD004  // Flash Memory Data
50 #define FLASH_FMC               0x400FD008  // Flash Memory Control
51 #define FLASH_FCRIS             0x400FD00C  // Flash Controller Raw Interrupt
52                                             // Status
53 #define FLASH_FCIM              0x400FD010  // Flash Controller Interrupt Mask
54 #define FLASH_FCMISC            0x400FD014  // Flash Controller Masked
55                                             // Interrupt Status and Clear
56 #define FLASH_FMC2              0x400FD020  // Flash Memory Control 2
57 #define FLASH_FWBVAL            0x400FD030  // Flash Write Buffer Valid
58 #define FLASH_FCTL              0x400FD0F8  // Flash Control
59 #define FLASH_FWBN              0x400FD100  // Flash Write Buffer n
60 #define FLASH_FSIZE             0x400FDFC0  // Flash Size
61 #define FLASH_SSIZE             0x400FDFC4  // SRAM Size
62 #define FLASH_ROMSWMAP          0x400FDFCC  // ROM Software Map
63 #define FLASH_RMCTL             0x400FE0F0  // ROM Control
64 #define FLASH_FMPRE             0x400FE130  // Flash Memory Protection Read
65                                             // Enable
66 #define FLASH_FMPPE             0x400FE134  // Flash Memory Protection Program
67                                             // Enable
68 #define FLASH_USECRL            0x400FE140  // USec Reload
69 #define FLASH_USERDBG           0x400FE1D0  // User Debug
70 #define FLASH_BOOTCFG           0x400FE1D0  // Boot Configuration
71 #define FLASH_USERREG0          0x400FE1E0  // User Register 0
72 #define FLASH_USERREG1          0x400FE1E4  // User Register 1
73 #define FLASH_USERREG2          0x400FE1E8  // User Register 2
74 #define FLASH_USERREG3          0x400FE1EC  // User Register 3
75 #define FLASH_FMPRE0            0x400FE200  // Flash Memory Protection Read
76                                             // Enable 0
77 #define FLASH_FMPRE1            0x400FE204  // Flash Memory Protection Read
78                                             // Enable 1
79 #define FLASH_FMPRE2            0x400FE208  // Flash Memory Protection Read
80                                             // Enable 2
81 #define FLASH_FMPRE3            0x400FE20C  // Flash Memory Protection Read
82                                             // Enable 3
83 #define FLASH_FMPRE4            0x400FE210  // Flash Memory Protection Read
84                                             // Enable 4
85 #define FLASH_FMPRE5            0x400FE214  // Flash Memory Protection Read
86                                             // Enable 5
87 #define FLASH_FMPRE6            0x400FE218  // Flash Memory Protection Read
88                                             // Enable 6
89 #define FLASH_FMPRE7            0x400FE21C  // Flash Memory Protection Read
90                                             // Enable 7
91 #define FLASH_FMPPE0            0x400FE400  // Flash Memory Protection Program
92                                             // Enable 0
93 #define FLASH_FMPPE1            0x400FE404  // Flash Memory Protection Program
94                                             // Enable 1
95 #define FLASH_FMPPE2            0x400FE408  // Flash Memory Protection Program
96                                             // Enable 2
97 #define FLASH_FMPPE3            0x400FE40C  // Flash Memory Protection Program
98                                             // Enable 3
99 #define FLASH_FMPPE4            0x400FE410  // Flash Memory Protection Program
100                                             // Enable 4
101 #define FLASH_FMPPE5            0x400FE414  // Flash Memory Protection Program
102                                             // Enable 5
103 #define FLASH_FMPPE6            0x400FE418  // Flash Memory Protection Program
104                                             // Enable 6
105 #define FLASH_FMPPE7            0x400FE41C  // Flash Memory Protection Program
106                                             // Enable 7
107 
108 //*****************************************************************************
109 //
110 // The following are defines for the bit fields in the FLASH_FMA register.
111 //
112 //*****************************************************************************
113 #define FLASH_FMA_OFFSET_M      0x0007FFFF  // Address Offset
114 #define FLASH_FMA_OFFSET_S      0
115 
116 //*****************************************************************************
117 //
118 // The following are defines for the bit fields in the FLASH_FMD register.
119 //
120 //*****************************************************************************
121 #define FLASH_FMD_DATA_M        0xFFFFFFFF  // Data Value
122 #define FLASH_FMD_DATA_S        0
123 
124 //*****************************************************************************
125 //
126 // The following are defines for the bit fields in the FLASH_FMC register.
127 //
128 //*****************************************************************************
129 #define FLASH_FMC_WRKEY         0xA4420000  // FLASH write key
130 #define FLASH_FMC_COMT          0x00000008  // Commit Register Value
131 #define FLASH_FMC_MERASE        0x00000004  // Mass Erase Flash Memory
132 #define FLASH_FMC_ERASE         0x00000002  // Erase a Page of Flash Memory
133 #define FLASH_FMC_WRITE         0x00000001  // Write a Word into Flash Memory
134 
135 //*****************************************************************************
136 //
137 // The following are defines for the bit fields in the FLASH_FCRIS register.
138 //
139 //*****************************************************************************
140 #define FLASH_FCRIS_PROGRIS     0x00002000  // PROGVER Raw Interrupt Status
141 #define FLASH_FCRIS_ERRIS       0x00000800  // ERVER Raw Interrupt Status
142 #define FLASH_FCRIS_INVDRIS     0x00000400  // Invalid Data Raw Interrupt
143                                             // Status
144 #define FLASH_FCRIS_VOLTRIS     0x00000200  // VOLTSTAT Raw Interrupt Status
145 #define FLASH_FCRIS_ERIS        0x00000004  // EEPROM Raw Interrupt Status
146 #define FLASH_FCRIS_PRIS        0x00000002  // Programming Raw Interrupt Status
147 #define FLASH_FCRIS_ARIS        0x00000001  // Access Raw Interrupt Status
148 
149 //*****************************************************************************
150 //
151 // The following are defines for the bit fields in the FLASH_FCIM register.
152 //
153 //*****************************************************************************
154 #define FLASH_FCIM_PROGMASK     0x00002000  // PROGVER Interrupt Mask
155 #define FLASH_FCIM_ERMASK       0x00000800  // ERVER Interrupt Mask
156 #define FLASH_FCIM_INVDMASK     0x00000400  // Invalid Data Interrupt Mask
157 #define FLASH_FCIM_VOLTMASK     0x00000200  // VOLT Interrupt Mask
158 #define FLASH_FCIM_EMASK        0x00000004  // EEPROM Interrupt Mask
159 #define FLASH_FCIM_PMASK        0x00000002  // Programming Interrupt Mask
160 #define FLASH_FCIM_AMASK        0x00000001  // Access Interrupt Mask
161 
162 //*****************************************************************************
163 //
164 // The following are defines for the bit fields in the FLASH_FCMISC register.
165 //
166 //*****************************************************************************
167 #define FLASH_FCMISC_PROGMISC   0x00002000  // PROGVER Masked Interrupt Status
168                                             // and Clear
169 #define FLASH_FCMISC_ERMISC     0x00000800  // ERVER Masked Interrupt Status
170                                             // and Clear
171 #define FLASH_FCMISC_INVDMISC   0x00000400  // Invalid Data Masked Interrupt
172                                             // Status and Clear
173 #define FLASH_FCMISC_VOLTMISC   0x00000200  // VOLT Masked Interrupt Status and
174                                             // Clear
175 #define FLASH_FCMISC_EMISC      0x00000004  // EEPROM Masked Interrupt Status
176                                             // and Clear
177 #define FLASH_FCMISC_PMISC      0x00000002  // Programming Masked Interrupt
178                                             // Status and Clear
179 #define FLASH_FCMISC_AMISC      0x00000001  // Access Masked Interrupt Status
180                                             // and Clear
181 
182 //*****************************************************************************
183 //
184 // The following are defines for the bit fields in the FLASH_FMC2 register.
185 //
186 //*****************************************************************************
187 #define FLASH_FMC2_WRKEY        0xA4420000  // FLASH write key
188 #define FLASH_FMC2_WRBUF        0x00000001  // Buffered Flash Memory Write
189 
190 //*****************************************************************************
191 //
192 // The following are defines for the bit fields in the FLASH_FWBVAL register.
193 //
194 //*****************************************************************************
195 #define FLASH_FWBVAL_FWB_M      0xFFFFFFFF  // Flash Memory Write Buffer
196 
197 //*****************************************************************************
198 //
199 // The following are defines for the bit fields in the FLASH_FCTL register.
200 //
201 //*****************************************************************************
202 #define FLASH_FCTL_USDACK       0x00000002  // User Shut Down Acknowledge
203 #define FLASH_FCTL_USDREQ       0x00000001  // User Shut Down Request
204 
205 //*****************************************************************************
206 //
207 // The following are defines for the bit fields in the FLASH_FWBN register.
208 //
209 //*****************************************************************************
210 #define FLASH_FWBN_DATA_M       0xFFFFFFFF  // Data
211 
212 //*****************************************************************************
213 //
214 // The following are defines for the bit fields in the FLASH_FSIZE register.
215 //
216 //*****************************************************************************
217 #define FLASH_FSIZE_SIZE_M      0x0000FFFF  // Flash Size
218 #define FLASH_FSIZE_SIZE_8KB    0x00000003  // 8 KB of Flash
219 #define FLASH_FSIZE_SIZE_16KB   0x00000007  // 16 KB of Flash
220 #define FLASH_FSIZE_SIZE_32KB   0x0000000F  // 32 KB of Flash
221 #define FLASH_FSIZE_SIZE_64KB   0x0000001F  // 64 KB of Flash
222 #define FLASH_FSIZE_SIZE_96KB   0x0000002F  // 96 KB of Flash
223 #define FLASH_FSIZE_SIZE_128KB  0x0000003F  // 128 KB of Flash
224 #define FLASH_FSIZE_SIZE_192KB  0x0000005F  // 192 KB of Flash
225 #define FLASH_FSIZE_SIZE_256KB  0x0000007F  // 256 KB of Flash
226 
227 //*****************************************************************************
228 //
229 // The following are defines for the bit fields in the FLASH_SSIZE register.
230 //
231 //*****************************************************************************
232 #define FLASH_SSIZE_SIZE_M      0x0000FFFF  // SRAM Size
233 #define FLASH_SSIZE_SIZE_2KB    0x00000007  // 2 KB of SRAM
234 #define FLASH_SSIZE_SIZE_4KB    0x0000000F  // 4 KB of SRAM
235 #define FLASH_SSIZE_SIZE_6KB    0x00000017  // 6 KB of SRAM
236 #define FLASH_SSIZE_SIZE_8KB    0x0000001F  // 8 KB of SRAM
237 #define FLASH_SSIZE_SIZE_12KB   0x0000002F  // 12 KB of SRAM
238 #define FLASH_SSIZE_SIZE_16KB   0x0000003F  // 16 KB of SRAM
239 #define FLASH_SSIZE_SIZE_20KB   0x0000004F  // 20 KB of SRAM
240 #define FLASH_SSIZE_SIZE_24KB   0x0000005F  // 24 KB of SRAM
241 #define FLASH_SSIZE_SIZE_32KB   0x0000007F  // 32 KB of SRAM
242 
243 //*****************************************************************************
244 //
245 // The following are defines for the bit fields in the FLASH_ROMSWMAP register.
246 //
247 //*****************************************************************************
248 #define FLASH_ROMSWMAP_SAFERTOS 0x00000001  // SafeRTOS Present
249 
250 //*****************************************************************************
251 //
252 // The following are defines for the bit fields in the FLASH_RMCTL register.
253 //
254 //*****************************************************************************
255 #define FLASH_RMCTL_BA          0x00000001  // Boot Alias
256 
257 //*****************************************************************************
258 //
259 // The following are defines for the bit fields in the FLASH_USECRL register.
260 //
261 //*****************************************************************************
262 #define FLASH_USECRL_M          0x000000FF  // Microsecond Reload Value
263 #define FLASH_USECRL_S          0
264 
265 //*****************************************************************************
266 //
267 // The following are defines for the bit fields in the FLASH_USERDBG register.
268 //
269 //*****************************************************************************
270 #define FLASH_USERDBG_NW        0x80000000  // User Debug Not Written
271 #define FLASH_USERDBG_DATA_M    0x7FFFFFFC  // User Data
272 #define FLASH_USERDBG_DBG1      0x00000002  // Debug Control 1
273 #define FLASH_USERDBG_DBG0      0x00000001  // Debug Control 0
274 #define FLASH_USERDBG_DATA_S    2
275 
276 //*****************************************************************************
277 //
278 // The following are defines for the bit fields in the FLASH_BOOTCFG register.
279 //
280 //*****************************************************************************
281 #define FLASH_BOOTCFG_NW        0x80000000  // Not Written
282 #define FLASH_BOOTCFG_PORT_M    0x0000E000  // Boot GPIO Port
283 #define FLASH_BOOTCFG_PORT_A    0x00000000  // Port A
284 #define FLASH_BOOTCFG_PORT_B    0x00002000  // Port B
285 #define FLASH_BOOTCFG_PORT_C    0x00004000  // Port C
286 #define FLASH_BOOTCFG_PORT_D    0x00006000  // Port D
287 #define FLASH_BOOTCFG_PORT_E    0x00008000  // Port E
288 #define FLASH_BOOTCFG_PORT_F    0x0000A000  // Port F
289 #define FLASH_BOOTCFG_PORT_G    0x0000C000  // Port G
290 #define FLASH_BOOTCFG_PORT_H    0x0000E000  // Port H
291 #define FLASH_BOOTCFG_PIN_M     0x00001C00  // Boot GPIO Pin
292 #define FLASH_BOOTCFG_PIN_0     0x00000000  // Pin 0
293 #define FLASH_BOOTCFG_PIN_1     0x00000400  // Pin 1
294 #define FLASH_BOOTCFG_PIN_2     0x00000800  // Pin 2
295 #define FLASH_BOOTCFG_PIN_3     0x00000C00  // Pin 3
296 #define FLASH_BOOTCFG_PIN_4     0x00001000  // Pin 4
297 #define FLASH_BOOTCFG_PIN_5     0x00001400  // Pin 5
298 #define FLASH_BOOTCFG_PIN_6     0x00001800  // Pin 6
299 #define FLASH_BOOTCFG_PIN_7     0x00001C00  // Pin 7
300 #define FLASH_BOOTCFG_POL       0x00000200  // Boot GPIO Polarity
301 #define FLASH_BOOTCFG_EN        0x00000100  // Boot GPIO Enable
302 #define FLASH_BOOTCFG_DBG1      0x00000002  // Debug Control 1
303 #define FLASH_BOOTCFG_DBG0      0x00000001  // Debug Control 0
304 
305 //*****************************************************************************
306 //
307 // The following are defines for the bit fields in the FLASH_USERREG0 register.
308 //
309 //*****************************************************************************
310 #define FLASH_USERREG0_DATA_M   0xFFFFFFFF  // User Data
311 #define FLASH_USERREG0_NW       0x80000000  // Not Written
312 #define FLASH_USERREG0_DATA_S   0
313 
314 //*****************************************************************************
315 //
316 // The following are defines for the bit fields in the FLASH_USERREG1 register.
317 //
318 //*****************************************************************************
319 #define FLASH_USERREG1_DATA_M   0xFFFFFFFF  // User Data
320 #define FLASH_USERREG1_NW       0x80000000  // Not Written
321 #define FLASH_USERREG1_DATA_S   0
322 
323 //*****************************************************************************
324 //
325 // The following are defines for the bit fields in the FLASH_USERREG2 register.
326 //
327 //*****************************************************************************
328 #define FLASH_USERREG2_DATA_M   0xFFFFFFFF  // User Data
329 #define FLASH_USERREG2_NW       0x80000000  // Not Written
330 #define FLASH_USERREG2_DATA_S   0
331 
332 //*****************************************************************************
333 //
334 // The following are defines for the bit fields in the FLASH_USERREG3 register.
335 //
336 //*****************************************************************************
337 #define FLASH_USERREG3_DATA_M   0xFFFFFFFF  // User Data
338 #define FLASH_USERREG3_NW       0x80000000  // Not Written
339 #define FLASH_USERREG3_DATA_S   0
340 
341 //*****************************************************************************
342 //
343 // The following are defines for the bit fields in the FLASH_FMPRE and
344 // FLASH_FMPPE registers.
345 //
346 //*****************************************************************************
347 #define FLASH_FMP_BLOCK_31      0x80000000  // Enable for block 31
348 #define FLASH_FMP_BLOCK_30      0x40000000  // Enable for block 30
349 #define FLASH_FMP_BLOCK_29      0x20000000  // Enable for block 29
350 #define FLASH_FMP_BLOCK_28      0x10000000  // Enable for block 28
351 #define FLASH_FMP_BLOCK_27      0x08000000  // Enable for block 27
352 #define FLASH_FMP_BLOCK_26      0x04000000  // Enable for block 26
353 #define FLASH_FMP_BLOCK_25      0x02000000  // Enable for block 25
354 #define FLASH_FMP_BLOCK_24      0x01000000  // Enable for block 24
355 #define FLASH_FMP_BLOCK_23      0x00800000  // Enable for block 23
356 #define FLASH_FMP_BLOCK_22      0x00400000  // Enable for block 22
357 #define FLASH_FMP_BLOCK_21      0x00200000  // Enable for block 21
358 #define FLASH_FMP_BLOCK_20      0x00100000  // Enable for block 20
359 #define FLASH_FMP_BLOCK_19      0x00080000  // Enable for block 19
360 #define FLASH_FMP_BLOCK_18      0x00040000  // Enable for block 18
361 #define FLASH_FMP_BLOCK_17      0x00020000  // Enable for block 17
362 #define FLASH_FMP_BLOCK_16      0x00010000  // Enable for block 16
363 #define FLASH_FMP_BLOCK_15      0x00008000  // Enable for block 15
364 #define FLASH_FMP_BLOCK_14      0x00004000  // Enable for block 14
365 #define FLASH_FMP_BLOCK_13      0x00002000  // Enable for block 13
366 #define FLASH_FMP_BLOCK_12      0x00001000  // Enable for block 12
367 #define FLASH_FMP_BLOCK_11      0x00000800  // Enable for block 11
368 #define FLASH_FMP_BLOCK_10      0x00000400  // Enable for block 10
369 #define FLASH_FMP_BLOCK_9       0x00000200  // Enable for block 9
370 #define FLASH_FMP_BLOCK_8       0x00000100  // Enable for block 8
371 #define FLASH_FMP_BLOCK_7       0x00000080  // Enable for block 7
372 #define FLASH_FMP_BLOCK_6       0x00000040  // Enable for block 6
373 #define FLASH_FMP_BLOCK_5       0x00000020  // Enable for block 5
374 #define FLASH_FMP_BLOCK_4       0x00000010  // Enable for block 4
375 #define FLASH_FMP_BLOCK_3       0x00000008  // Enable for block 3
376 #define FLASH_FMP_BLOCK_2       0x00000004  // Enable for block 2
377 #define FLASH_FMP_BLOCK_1       0x00000002  // Enable for block 1
378 #define FLASH_FMP_BLOCK_0       0x00000001  // Enable for block 0
379 
380 //*****************************************************************************
381 //
382 // The following are defines for the erase size of the FLASH block that is
383 // erased by an erase operation, and the protect size is the size of the FLASH
384 // block that is protected by each protection register.
385 //
386 //*****************************************************************************
387 #define FLASH_PROTECT_SIZE      0x00000800
388 #define FLASH_ERASE_SIZE        0x00000400
389 
390 //*****************************************************************************
391 //
392 // The following definitions are deprecated.
393 //
394 //*****************************************************************************
395 #ifndef DEPRECATED
396 
397 //*****************************************************************************
398 //
399 // The following are deprecated defines for the FLASH register offsets.
400 //
401 //*****************************************************************************
402 #define FLASH_RMVER             0x400FE0F4  // ROM Version Register
403 
404 //*****************************************************************************
405 //
406 // The following are deprecated defines for the bit fields in the FLASH_FMC
407 // register.
408 //
409 //*****************************************************************************
410 #define FLASH_FMC_WRKEY_M       0xFFFF0000  // Flash Memory Write Key
411 #define FLASH_FMC_WRKEY_MASK    0xFFFF0000  // FLASH write key mask
412 #define FLASH_FMC_WRKEY_S       16
413 
414 //*****************************************************************************
415 //
416 // The following are deprecated defines for the bit fields in the FLASH_FCRIS
417 // register.
418 //
419 //*****************************************************************************
420 #define FLASH_FCRIS_PROGRAM     0x00000002  // Programming status
421 #define FLASH_FCRIS_ACCESS      0x00000001  // Invalid access status
422 
423 //*****************************************************************************
424 //
425 // The following are deprecated defines for the bit fields in the FLASH_FCIM
426 // register.
427 //
428 //*****************************************************************************
429 #define FLASH_FCIM_PROGRAM      0x00000002  // Programming mask
430 #define FLASH_FCIM_ACCESS       0x00000001  // Invalid access mask
431 
432 //*****************************************************************************
433 //
434 // The following are deprecated defines for the bit fields in the FLASH_FCMISC
435 // register.
436 //
437 //*****************************************************************************
438 #define FLASH_FCMISC_PROGRAM    0x00000002  // Programming status
439 #define FLASH_FCMISC_ACCESS     0x00000001  // Invalid access status
440 
441 //*****************************************************************************
442 //
443 // The following are deprecated defines for the bit fields in the FLASH_RMVER
444 // register.
445 //
446 //*****************************************************************************
447 #define FLASH_RMVER_CONT_M      0xFF000000  // ROM Contents
448 #define FLASH_RMVER_CONT_LM     0x00000000  // Stellaris Boot Loader &
449                                             // DriverLib
450 #define FLASH_RMVER_CONT_LM_AES 0x02000000  // Stellaris Boot Loader &
451                                             // DriverLib with AES
452 #define FLASH_RMVER_CONT_LM_AES_SAFERTOS \
453                                 0x03000000  // Stellaris Boot Loader &
454                                             // DriverLib with AES and SAFERTOS
455 #define FLASH_RMVER_CONT_LM_AES2 \
456                                 0x05000000  // Stellaris Boot Loader &
457                                             // DriverLib with AES
458 #define FLASH_RMVER_VER_M       0x0000FF00  // ROM Version
459 #define FLASH_RMVER_REV_M       0x000000FF  // ROM Revision
460 #define FLASH_RMVER_VER_S       8
461 #define FLASH_RMVER_REV_S       0
462 
463 //*****************************************************************************
464 //
465 // The following are deprecated defines for the bit fields in the FLASH_USECRL
466 // register.
467 //
468 //*****************************************************************************
469 #define FLASH_USECRL_MASK       0x000000FF  // Clock per uSec
470 #define FLASH_USECRL_SHIFT      0
471 
472 #endif
473 
474 #endif // __HW_FLASH_H__
475