Home
last modified time | relevance | path

Searched refs:Instance (Results 1 – 25 of 164) sorted by relevance

1234567

/lk-master/external/platform/stm32f7xx/STM32F7xx_HAL_Driver/Inc/
A Dstm32f7xx_hal_dma.h406 #define __HAL_DMA_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= DMA_SxCR_EN)
423 (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_TCIF0_4 :\
424 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_TCIF0_4 :\
425 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_TCIF0_4 :\
426 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_TCIF0_4 :\
427 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_TCIF1_5 :\
428 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_TCIF1_5 :\
429 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_TCIF1_5 :\
566 ((__HANDLE__)->Instance->CR |= (__INTERRUPT__)) : ((__HANDLE__)->Instance->FCR |= (__INTERRUPT__)))
581 ((__HANDLE__)->Instance->CR &= ~(__INTERRUPT__)) : ((__HANDLE__)->Instance->FCR &= ~(__INTERRUPT__)…
[all …]
/lk-master/external/platform/stm32f7xx/STM32F7xx_HAL_Driver/Src/
A Dstm32f7xx_hal_tim_ex.c200 htim->Instance->CR2 |= TIM_CR2_TI1S; in HAL_TIMEx_HallSensor_Init()
223 htim->Instance->CR2 &= ~TIM_CR2_MMS; in HAL_TIMEx_HallSensor_Init()
652 tmpccer = htim->Instance->CCER; in HAL_TIMEx_OCN_Stop_IT()
1047 tmpccer = htim->Instance->CCER; in HAL_TIMEx_PWMN_Stop_IT()
1958 tmpcr2 = htim->Instance->CR2; in HAL_TIMEx_MasterConfigSynchronization()
1961 tmpsmcr = htim->Instance->SMCR; in HAL_TIMEx_MasterConfigSynchronization()
1985 htim->Instance->CR2 = tmpcr2; in HAL_TIMEx_MasterConfigSynchronization()
1988 htim->Instance->SMCR = tmpsmcr; in HAL_TIMEx_MasterConfigSynchronization()
2051 htim->Instance->BDTR = tmpbdtr; in HAL_TIMEx_ConfigBreakDeadTime()
2088 htim->Instance->OR = Remap; in HAL_TIMEx_RemapConfig()
[all …]
A Dstm32f7xx_hal_tim.c2180 tmpsmcr = htim->Instance->SMCR; in HAL_TIM_Encoder_Init()
2186 tmpccer = htim->Instance->CCER; in HAL_TIM_Encoder_Init()
2207 htim->Instance->SMCR = tmpsmcr; in HAL_TIM_Encoder_Init()
2213 htim->Instance->CCER = tmpccer; in HAL_TIM_Encoder_Init()
3688 tmpsmcr = htim->Instance->SMCR; in HAL_TIM_ConfigClockSource()
3691 htim->Instance->SMCR = tmpsmcr; in HAL_TIM_ConfigClockSource()
3808 tmpcr2 = htim->Instance->CR2; in HAL_TIM_ConfigTI1Input()
3817 htim->Instance->CR2 = tmpcr2; in HAL_TIM_ConfigTI1Input()
3848 tmpsmcr = htim->Instance->SMCR; in HAL_TIM_SlaveConfigSynchronization()
3861 htim->Instance->SMCR = tmpsmcr; in HAL_TIM_SlaveConfigSynchronization()
[all …]
A Dstm32f7xx_hal_adc_ex.c416 tmp = hadc->Instance->JDR4; in HAL_ADCEx_InjectedGetValue()
420 tmp = hadc->Instance->JDR3; in HAL_ADCEx_InjectedGetValue()
424 tmp = hadc->Instance->JDR2; in HAL_ADCEx_InjectedGetValue()
428 tmp = hadc->Instance->JDR1; in HAL_ADCEx_InjectedGetValue()
621 hadc->Instance->JSQR &= ~(ADC_JSQR_JL); in HAL_ADCEx_InjectedConfigChannel()
633 hadc->Instance->CR2 &= ~(ADC_CR2_JEXTSEL); in HAL_ADCEx_InjectedConfigChannel()
637 hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN); in HAL_ADCEx_InjectedConfigChannel()
642 hadc->Instance->CR1 |= ADC_CR1_JAUTO; in HAL_ADCEx_InjectedConfigChannel()
645 hadc->Instance->CR1 &= ~(ADC_CR1_JAUTO); in HAL_ADCEx_InjectedConfigChannel()
650 hadc->Instance->CR1 |= ADC_CR1_JDISCEN; in HAL_ADCEx_InjectedConfigChannel()
[all …]
A Dstm32f7xx_hal_adc.c443 if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)) { in HAL_ADC_Start()
647 …if ((hadc->Instance == (ADC_TypeDef*)0x40012000) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESE… in HAL_ADC_Start_IT()
827 hadc->Instance->CR2 |= ADC_CR2_DMA; in HAL_ADC_Start_DMA()
886 hadc->Instance->CR2 &= ~ADC_CR2_DMA; in HAL_ADC_Stop_DMA()
907 return hadc->Instance->DR; in HAL_ADC_GetValue()
1120 hadc->Instance->CR1 &= ~ADC_CR1_AWDCH; in HAL_ADC_AnalogWDGConfig()
1204 hadc->Instance->CR1 &= ~(ADC_CR1_SCAN); in ADC_Init()
1208 hadc->Instance->CR1 &= ~(ADC_CR1_RES); in ADC_Init()
1235 hadc->Instance->CR2 &= ~(ADC_CR2_CONT); in ADC_Init()
1253 hadc->Instance->SQR1 &= ~(ADC_SQR1_L); in ADC_Init()
[all …]
A Dstm32f7xx_hal_can.c177 assert_param(IS_CAN_ALL_INSTANCE(hcan->Instance)); in HAL_CAN_Init()
205 hcan->Instance->MCR |= CAN_MCR_INRQ ; in HAL_CAN_Init()
226 hcan->Instance->MCR |= CAN_MCR_TTCM; in HAL_CAN_Init()
233 hcan->Instance->MCR |= CAN_MCR_ABOM; in HAL_CAN_Init()
240 hcan->Instance->MCR |= CAN_MCR_AWUM; in HAL_CAN_Init()
247 hcan->Instance->MCR |= CAN_MCR_NART; in HAL_CAN_Init()
254 hcan->Instance->MCR |= CAN_MCR_RFLM; in HAL_CAN_Init()
261 hcan->Instance->MCR |= CAN_MCR_TXFP; in HAL_CAN_Init()
879 …hcan->Instance->MCR = (((hcan->Instance->MCR) & (uint32_t)(~(uint32_t)CAN_MCR_INRQ)) | CAN_MCR_SLE… in HAL_CAN_Sleep()
1038 tmp1 = (hcan->Instance->ESR) & CAN_ESR_LEC; in HAL_CAN_IRQHandler()
[all …]
A Dstm32f7xx_hal_dma_ex.c94 hdma->Instance->NDTR = DataLength; in DMA_MultiBufferSetConfig()
99 hdma->Instance->PAR = DstAddress; in DMA_MultiBufferSetConfig()
102 hdma->Instance->M0AR = SrcAddress; in DMA_MultiBufferSetConfig()
107 hdma->Instance->PAR = SrcAddress; in DMA_MultiBufferSetConfig()
110 hdma->Instance->M0AR = DstAddress; in DMA_MultiBufferSetConfig()
174 hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM; in HAL_DMAEx_MultiBufferStart()
177 hdma->Instance->M1AR = SecondMemAddress; in HAL_DMAEx_MultiBufferStart()
219 hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM; in HAL_DMAEx_MultiBufferStart_IT()
222 hdma->Instance->M1AR = SecondMemAddress; in HAL_DMAEx_MultiBufferStart_IT()
266 hdma->Instance->M0AR = Address; in HAL_DMAEx_ChangeMemory()
[all …]
A Dstm32f7xx_hal_cryp_ex.c439 hcryp->Instance->DMACR = CRYP_DMACR_DIEN; in CRYPEx_GCMCCM_SetDMAConfig()
445 hcryp->Instance->DMACR |= CRYP_DMACR_DOEN; in CRYPEx_GCMCCM_SetDMAConfig()
589 hcryp->Instance->DR = *(uint32_t*)(b0addr); in HAL_CRYPEx_AESCCM_Encrypt()
1024 hcryp->Instance->DR = *(uint32_t*)ctraddr; in HAL_CRYPEx_AESCCM_Finish()
1026 hcryp->Instance->DR = *(uint32_t*)ctraddr; in HAL_CRYPEx_AESCCM_Finish()
1028 hcryp->Instance->DR = *(uint32_t*)ctraddr; in HAL_CRYPEx_AESCCM_Finish()
1030 hcryp->Instance->DR = *(uint32_t*)ctraddr; in HAL_CRYPEx_AESCCM_Finish()
1051 temptag[0] = hcryp->Instance->DOUT; in HAL_CRYPEx_AESCCM_Finish()
1052 temptag[1] = hcryp->Instance->DOUT; in HAL_CRYPEx_AESCCM_Finish()
1053 temptag[2] = hcryp->Instance->DOUT; in HAL_CRYPEx_AESCCM_Finish()
[all …]
A Dstm32f7xx_hal_lptim.c266 tmpcfgr = hlptim->Instance->CFGR; in HAL_LPTIM_Init()
299 hlptim->Instance->CFGR = tmpcfgr; in HAL_LPTIM_Init()
907 tmpcfgr = hlptim->Instance->CFGR; in HAL_LPTIM_Encoder_Start()
916 hlptim->Instance->CFGR = tmpcfgr; in HAL_LPTIM_Encoder_Start()
919 hlptim->Instance->CFGR |= LPTIM_CFGR_ENC; in HAL_LPTIM_Encoder_Start()
986 tmpcfgr = hlptim->Instance->CFGR; in HAL_LPTIM_Encoder_Start_IT()
995 hlptim->Instance->CFGR = tmpcfgr; in HAL_LPTIM_Encoder_Start_IT()
998 hlptim->Instance->CFGR |= LPTIM_CFGR_ENC; in HAL_LPTIM_Encoder_Start_IT()
1365 return (hlptim->Instance->CNT); in HAL_LPTIM_ReadCounter()
1378 return (hlptim->Instance->ARR); in HAL_LPTIM_ReadAutoReload()
[all …]
A Dstm32f7xx_hal_crc.c126 assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance)); in HAL_CRC_Init()
143 WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY); in HAL_CRC_Init()
156 WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE); in HAL_CRC_Init()
158 WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue); in HAL_CRC_Init()
194 assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance)); in HAL_CRC_DeInit()
292 hcrc->Instance->DR = pBuffer[index]; in HAL_CRC_Accumulate()
294 temp = hcrc->Instance->DR; in HAL_CRC_Accumulate()
347 hcrc->Instance->DR = pBuffer[index]; in HAL_CRC_Calculate()
349 temp = hcrc->Instance->DR; in HAL_CRC_Calculate()
410 return hcrc->Instance->DR; in CRC_Handle_8()
[all …]
A Dstm32f7xx_hal_i2s.c227 assert_param(IS_I2S_ALL_INSTANCE(hi2s->Instance)); in HAL_I2S_Init()
250 hi2s->Instance->I2SPR = 0x0002; in HAL_I2S_Init()
253 tmpreg = hi2s->Instance->I2SCFGR; in HAL_I2S_Init()
321 hi2s->Instance->I2SCFGR = tmpreg; in HAL_I2S_Init()
475 hi2s->Instance->DR = (*pData++); in HAL_I2S_Transmit()
599 (*pData++) = hi2s->Instance->DR; in HAL_I2S_Receive()
784 hi2s->Instance->CR2 |= SPI_CR2_TXDMAEN; in HAL_I2S_Transmit_DMA()
860 hi2s->Instance->CR2 |= SPI_CR2_RXDMAEN; in HAL_I2S_Receive_DMA()
982 __IO uint32_t i2ssr = hi2s->Instance->SR; in HAL_I2S_IRQHandler()
1369 hi2s->Instance->DR = (*hi2s->pTxBuffPtr++); in I2S_Transmit_IT()
[all …]
/lk-master/external/platform/stm32f0xx/STM32F0xx_HAL_Driver/
A Dstm32f0xx_hal_pcd.c188 hpcd->Instance->CNTR = USB_CNTR_FRES; in HAL_PCD_Init()
191 hpcd->Instance->CNTR = 0; in HAL_PCD_Init()
194 hpcd->Instance->ISTR = 0; in HAL_PCD_Init()
197 hpcd->Instance->BTABLE = BTABLE_ADDRESS; in HAL_PCD_Init()
204 hpcd->Instance->CNTR = wInterrupt_Mask; in HAL_PCD_Init()
295 hpcd->Instance->BCDR |= USB_BCDR_DPPU; in HAL_PCD_Start()
310 hpcd->Instance->CNTR = USB_CNTR_FRES; in HAL_PCD_Stop()
313 hpcd->Instance->ISTR = 0; in HAL_PCD_Stop()
365 hpcd->Instance->CNTR = wInterrupt_Mask; in HAL_PCD_IRQHandler()
600 hpcd->Instance->BCDR |= USB_BCDR_DPPU; in HAL_PCD_DevConnect()
[all …]
A Dstm32f0xx_hal_tim_ex.c200 htim->Instance->CR2 |= TIM_CR2_TI1S; in HAL_TIMEx_HallSensor_Init()
203 htim->Instance->SMCR &= ~TIM_SMCR_TS; in HAL_TIMEx_HallSensor_Init()
207 htim->Instance->SMCR &= ~TIM_SMCR_SMS; in HAL_TIMEx_HallSensor_Init()
223 htim->Instance->CR2 &= ~TIM_CR2_MMS; in HAL_TIMEx_HallSensor_Init()
661 tmpccer = htim->Instance->CCER; in HAL_TIMEx_OCN_Stop_IT()
1077 tmpccer = htim->Instance->CCER; in HAL_TIMEx_PWMN_Stop_IT()
1477 htim->Instance->CR2 |= TIM_CR2_CCPC; in HAL_TIMEx_ConfigCommutationEvent()
1676 htim->Instance->BDTR = tmpbdtr; in HAL_TIMEx_ConfigBreakDeadTime()
1705 htim->Instance->OR = Remap; in HAL_TIMEx_RemapConfig()
1758 tmpsmcr = htim->Instance->SMCR; in HAL_TIM_ConfigOCrefClear()
[all …]
A Dstm32f0xx_hal_tim.c2293 tmpsmcr = htim->Instance->SMCR; in HAL_TIM_Encoder_Init()
2296 tmpccmr1 = htim->Instance->CCMR1; in HAL_TIM_Encoder_Init()
2299 tmpccer = htim->Instance->CCER; in HAL_TIM_Encoder_Init()
2320 htim->Instance->SMCR = tmpsmcr; in HAL_TIM_Encoder_Init()
2326 htim->Instance->CCER = tmpccer; in HAL_TIM_Encoder_Init()
4032 tmpsmcr = htim->Instance->SMCR; in HAL_TIM_ConfigClockSource()
4035 htim->Instance->SMCR = tmpsmcr; in HAL_TIM_ConfigClockSource()
4202 tmpcr2 = htim->Instance->CR2; in HAL_TIM_ConfigTI1Input()
4211 htim->Instance->CR2 = tmpcr2; in HAL_TIM_ConfigTI1Input()
5005 tmpsmcr = htim->Instance->SMCR; in TIM_SlaveTimer_SetConfig()
[all …]
A Dstm32f0xx_hal_smartcard.c285 CLEAR_BIT(hsmartcard->Instance->CR1, USART_CR1_UE); in HAL_SMARTCARD_Init()
294 SET_BIT(hsmartcard->Instance->CR3, USART_CR3_SCEN); in HAL_SMARTCARD_Init()
308 SET_BIT(hsmartcard->Instance->CR1, USART_CR1_UE); in HAL_SMARTCARD_Init()
334 CLEAR_BIT(hsmartcard->Instance->CR1, USART_CR1_UE); in HAL_SMARTCARD_DeInit()
336 WRITE_REG(hsmartcard->Instance->CR1, 0x0U); in HAL_SMARTCARD_DeInit()
337 WRITE_REG(hsmartcard->Instance->CR2, 0x0U); in HAL_SMARTCARD_DeInit()
338 WRITE_REG(hsmartcard->Instance->CR3, 0x0U); in HAL_SMARTCARD_DeInit()
339 WRITE_REG(hsmartcard->Instance->RTOR, 0x0U); in HAL_SMARTCARD_DeInit()
340 WRITE_REG(hsmartcard->Instance->GTPR, 0x0U); in HAL_SMARTCARD_DeInit()
504 SET_BIT(hsmartcard->Instance->CR1, USART_CR1_TE); in HAL_SMARTCARD_Transmit()
[all …]
A Dstm32f0xx_hal_uart.c418 CLEAR_BIT(huart->Instance->CR3, USART_CR3_SCEN); in HAL_HalfDuplex_Init()
422 CLEAR_BIT(huart->Instance->CR3, USART_CR3_IREN); in HAL_HalfDuplex_Init()
427 SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL); in HAL_HalfDuplex_Init()
551 huart->Instance->CR1 = 0x0U; in HAL_UART_DeInit()
552 huart->Instance->CR2 = 0x0U; in HAL_UART_DeInit()
553 huart->Instance->CR3 = 0x0U; in HAL_UART_DeInit()
1676 cr3its = READ_REG(huart->Instance->CR3); in HAL_UART_IRQHandler()
1961 SET_BIT(huart->Instance->CR1, USART_CR1_MME); in HAL_MultiProcessor_EnableMuteMode()
2014 SET_BIT(huart->Instance->CR1, USART_CR1_TE); in HAL_HalfDuplex_EnableTransmitter()
2038 SET_BIT(huart->Instance->CR1, USART_CR1_RE); in HAL_HalfDuplex_EnableReceiver()
[all …]
A Dstm32f0xx_hal_can.c237 CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP); in HAL_CAN_Init()
258 SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ); in HAL_CAN_Init()
281 SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM); in HAL_CAN_Init()
291 SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM); in HAL_CAN_Init()
301 SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM); in HAL_CAN_Init()
315 SET_BIT(hcan->Instance->MCR, CAN_MCR_NART); in HAL_CAN_Init()
321 SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM); in HAL_CAN_Init()
331 SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP); in HAL_CAN_Init()
380 SET_BIT(hcan->Instance->MCR, CAN_MCR_RESET); in HAL_CAN_DeInit()
455 CAN_TypeDef *can_ip = hcan->Instance; in HAL_CAN_ConfigFilter()
[all …]
A Dstm32f0xx_hal_irda.c280 assert_param(IS_IRDA_INSTANCE(hirda->Instance)); in HAL_IRDA_Init()
309 hirda->Instance->CR3 |= USART_CR3_IREN; in HAL_IRDA_Init()
333 assert_param(IS_IRDA_INSTANCE(hirda->Instance)); in HAL_IRDA_DeInit()
757 SET_BIT(hirda->Instance->CR3, USART_CR3_EIE); in HAL_IRDA_Receive_IT()
907 SET_BIT(hirda->Instance->CR3, USART_CR3_EIE); in HAL_IRDA_Receive_DMA()
979 SET_BIT(hirda->Instance->CR3, USART_CR3_EIE); in HAL_IRDA_DMAResume()
1056 CLEAR_BIT(hirda->Instance->CR3, USART_CR3_EIE); in HAL_IRDA_Abort()
1167 CLEAR_BIT(hirda->Instance->CR3, USART_CR3_EIE); in HAL_IRDA_AbortReceive()
1218 CLEAR_BIT(hirda->Instance->CR3, USART_CR3_EIE); in HAL_IRDA_Abort_IT()
1408 CLEAR_BIT(hirda->Instance->CR3, USART_CR3_EIE); in HAL_IRDA_AbortReceive_IT()
[all …]
A Dstm32f0xx_hal_usart.c311 husart->Instance->CR2 &= ~USART_CR2_LINEN; in HAL_USART_Init()
323 husart->Instance->CR3 &= ~(USART_CR3_HDSEL); in HAL_USART_Init()
352 husart->Instance->CR1 = 0x0U; in HAL_USART_DeInit()
353 husart->Instance->CR2 = 0x0U; in HAL_USART_DeInit()
354 husart->Instance->CR3 = 0x0U; in HAL_USART_DeInit()
732 husart->Instance->TDR = (*tmp & uhMask); in HAL_USART_TransmitReceive()
884 SET_BIT(husart->Instance->CR3, USART_CR3_EIE); in HAL_USART_Receive_IT()
957 SET_BIT(husart->Instance->CR3, USART_CR3_EIE); in HAL_USART_TransmitReceive_IT()
1122 SET_BIT(husart->Instance->CR3, USART_CR3_EIE); in HAL_USART_Receive_DMA()
1576 cr3its = READ_REG(husart->Instance->CR3); in HAL_USART_IRQHandler()
[all …]
A Dstm32f0xx_hal_dma.c178 tmp = hdma->Instance->CCR; in HAL_DMA_Init()
192 hdma->Instance->CCR = tmp; in HAL_DMA_Init()
234 hdma->Instance->CCR &= ~DMA_CCR_EN; in HAL_DMA_DeInit()
237 hdma->Instance->CCR = 0U; in HAL_DMA_DeInit()
240 hdma->Instance->CNDTR = 0U; in HAL_DMA_DeInit()
243 hdma->Instance->CPAR = 0U; in HAL_DMA_DeInit()
246 hdma->Instance->CMAR = 0U; in HAL_DMA_DeInit()
363 hdma->Instance->CCR &= ~DMA_CCR_EN; in HAL_DMA_Start_IT()
381 hdma->Instance->CCR |= DMA_CCR_EN; in HAL_DMA_Start_IT()
407 hdma->Instance->CCR &= ~DMA_CCR_EN; in HAL_DMA_Abort()
[all …]
A Dstm32f0xx_hal_crc.c128 assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance)); in HAL_CRC_Init()
156 WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE); in HAL_CRC_Init()
160 WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue); in HAL_CRC_Init()
197 assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance)); in HAL_CRC_DeInit()
212 CLEAR_BIT(hcrc->Instance->IDR, CRC_IDR_IDR) ; in HAL_CRC_DeInit()
313 hcrc->Instance->DR = pBuffer[index]; in HAL_CRC_Accumulate()
315 temp = hcrc->Instance->DR; in HAL_CRC_Accumulate()
377 hcrc->Instance->DR = pBuffer[index]; in HAL_CRC_Calculate()
379 temp = hcrc->Instance->DR; in HAL_CRC_Calculate()
485 return hcrc->Instance->DR; in CRC_Handle_8()
[all …]
A Dstm32f0xx_hal_uart_ex.c192 assert_param(IS_UART_DRIVER_ENABLE_INSTANCE(huart->Instance)); in HAL_RS485Ex_Init()
229 SET_BIT(huart->Instance->CR3, USART_CR3_DEM); in HAL_RS485Ex_Init()
232 MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity); in HAL_RS485Ex_Init()
266 assert_param(IS_UART_LIN_INSTANCE(huart->Instance)); in HAL_LIN_Init()
309 CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN); in HAL_LIN_Init()
313 SET_BIT(huart->Instance->CR2, USART_CR2_LINEN); in HAL_LIN_Init()
408 assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance)); in HAL_UARTEx_StopModeWakeUpSourceConfig()
469 SET_BIT(huart->Instance->CR1, USART_CR1_UESM); in HAL_UARTEx_EnableStopMode()
495 CLEAR_BIT(huart->Instance->CR1, USART_CR1_UESM); in HAL_UARTEx_DisableStopMode()
555 assert_param(IS_UART_LIN_INSTANCE(huart->Instance)); in HAL_LIN_SendBreak()
[all …]
/lk-master/external/platform/stm32f0xx/STM32F0xx_HAL_Driver/inc/
A Dstm32f0xx_hal_dma_ex.h528 (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_TC1 :\
529 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_TC2 :\
530 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_TC3 :\
531 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_TC4 :\
532 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_TC5 :\
533 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_TC6 :\
542 (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_HT1 :\
543 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_HT2 :\
544 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_HT3 :\
545 ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_HT4 :\
[all …]
A Dstm32f0xx_hal_usart_ex.h183 if((__HANDLE__)->Instance == USART1) \
204 else if((__HANDLE__)->Instance == USART2) \
216 if((__HANDLE__)->Instance == USART1) \
237 else if((__HANDLE__)->Instance == USART2) \
241 else if((__HANDLE__)->Instance == USART3) \
245 else if((__HANDLE__)->Instance == USART4) \
257 if((__HANDLE__)->Instance == USART1) \
278 else if((__HANDLE__)->Instance == USART2) \
299 else if((__HANDLE__)->Instance == USART3) \
303 else if((__HANDLE__)->Instance == USART4) \
[all …]
A Dstm32f0xx_hal_rtc_ex.h329 #define __HAL_RTC_WAKEUPTIMER_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |…
336 #define __HAL_RTC_WAKEUPTIMER_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &…
346 #define __HAL_RTC_WAKEUPTIMER_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR |…
397 …LAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->ISR) = (~((__FLAG__) | RTC_ISR_INIT)|((__HANDLE…
493 #define __HAL_RTC_TIMESTAMP_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |…
500 #define __HAL_RTC_TIMESTAMP_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &…
510 #define __HAL_RTC_TIMESTAMP_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR |…
561 …DLE__, __FLAG__) ((__HANDLE__)->Instance->ISR) = (~((__FLAG__) | RTC_ISR_INIT)|((__HANDLE…
697 …_HANDLE__, __FLAG__) ((__HANDLE__)->Instance->ISR) = (~((__FLAG__) | RTC_ISR_INIT)|((__HANDLE…
722 …_HANDLE__, __FLAG__) ((__HANDLE__)->Instance->ISR) = (~((__FLAG__) | RTC_ISR_INIT)|((__HANDLE…
[all …]

Completed in 85 milliseconds

1234567