Home
last modified time | relevance | path

Searched refs:SSI_SSIENR_OFFSET (Results 1 – 5 of 5) sorted by relevance

/lk-master/external/platform/pico/rp2_common/boot_stage2/
A Dboot2_is25lp080.S98 str r1, [r3, #SSI_SSIENR_OFFSET]
117 str r1, [r3, #SSI_SSIENR_OFFSET]
161 str r1, [r3, #SSI_SSIENR_OFFSET]
201 str r1, [r3, #SSI_SSIENR_OFFSET]
222 str r1, [r3, #SSI_SSIENR_OFFSET] // Disable SSI (and clear FIFO) to allow further config
244 str r1, [r3, #SSI_SSIENR_OFFSET] // Re-enable SSI
A Dboot2_w25q080.S125 str r1, [r3, #SSI_SSIENR_OFFSET]
155 str r1, [r3, #SSI_SSIENR_OFFSET]
196 str r1, [r3, #SSI_SSIENR_OFFSET]
232 str r1, [r3, #SSI_SSIENR_OFFSET]
247 str r1, [r3, #SSI_SSIENR_OFFSET] // Disable SSI (and clear FIFO) to allow further config
269 str r1, [r3, #SSI_SSIENR_OFFSET] // Re-enable SSI
A Dboot2_w25x10cl.S91 str r1, [r3, #SSI_SSIENR_OFFSET] // Disable SSI to allow further config
135 str r1, [r3, #SSI_SSIENR_OFFSET]
162 str r1, [r3, #SSI_SSIENR_OFFSET] // Disable SSI (and clear FIFO) to allow further config
184 str r1, [r3, #SSI_SSIENR_OFFSET] // Re-enable SSI
A Dboot2_generic_03h.S71 str r1, [r3, #SSI_SSIENR_OFFSET]
90 str r1, [r3, #SSI_SSIENR_OFFSET]
/lk-master/external/platform/pico/rp2040/hardware_regs/include/hardware/regs/
A Dssi.h203 #define SSI_SSIENR_OFFSET 0x00000008 macro

Completed in 7 milliseconds