/optee_os-3.20.0/core/drivers/ |
A D | ls_sfp.c | 227 for (uint32_t i = 0; i < ARRAY_SIZE(sfp_regs->fspfr); ++i) in ls_sfp_read() 230 for (uint32_t i = 0; i < ARRAY_SIZE(sfp_regs->otpmkr); ++i) in ls_sfp_read() 233 for (uint32_t i = 0; i < ARRAY_SIZE(sfp_regs->srkhr); ++i) in ls_sfp_read() 236 for (uint32_t i = 0; i < ARRAY_SIZE(sfp_regs->ouidr); ++i) in ls_sfp_read() 282 if (index >= ARRAY_SIZE(sfp_regs->ouidr)) { in ls_sfp_get_ouid() 284 index, ARRAY_SIZE(sfp_regs->ouidr)); in ls_sfp_get_ouid() 318 if (index >= ARRAY_SIZE(sfp_regs->srkhr)) { in ls_sfp_get_srkh() 320 index, ARRAY_SIZE(sfp_regs->srkhr)); in ls_sfp_get_srkh() 380 if (index >= ARRAY_SIZE(sfp_regs->ouidr)) { in ls_sfp_set_ouid() 382 index, ARRAY_SIZE(sfp_regs->ouidr)); in ls_sfp_set_ouid()
|
A D | stpmic1.c | 436 .voltage_table_size = ARRAY_SIZE(buck1_voltage_table), 448 .voltage_table_size = ARRAY_SIZE(buck2_voltage_table), 460 .voltage_table_size = ARRAY_SIZE(buck3_voltage_table), 484 .voltage_table_size = ARRAY_SIZE(ldo1_voltage_table), 494 .voltage_table_size = ARRAY_SIZE(ldo2_voltage_table), 504 .voltage_table_size = ARRAY_SIZE(ldo3_voltage_table), 514 .voltage_table_size = ARRAY_SIZE(ldo4_voltage_table), 524 .voltage_table_size = ARRAY_SIZE(ldo5_voltage_table), 534 .voltage_table_size = ARRAY_SIZE(ldo6_voltage_table), 578 for (i = 0; i < ARRAY_SIZE(regulators_table); i++) in get_regulator_data() [all …]
|
A D | imx_i2c.c | 99 uint32_t i2c[ARRAY_SIZE(i2c_bus)]; 100 uint32_t cgrbm[ARRAY_SIZE(i2c_bus)]; 116 } i2c[ARRAY_SIZE(i2c_bus)]; 198 struct ifdr_pair *q = p + ARRAY_SIZE(ifdr_table) - 1; in i2c_set_prescaler() 386 if (bid >= ARRAY_SIZE(i2c_bus)) in imx_i2c_read() 409 if (bid >= ARRAY_SIZE(i2c_bus)) in imx_i2c_write() 430 if (bid >= ARRAY_SIZE(i2c_bus)) in imx_i2c_probe() 451 if (bid >= ARRAY_SIZE(i2c_bus)) in imx_i2c_init() 503 for (i = 0; i < ARRAY_SIZE(i2c_bus); i++) { in i2c_mapped() 531 for (i = 0; i < ARRAY_SIZE(dt_i2c_match_table); i++) { in i2c_map_controller() [all …]
|
A D | versal_mbox.c | 152 if (api < ARRAY_SIZE(crypto_id)) in versal_mbox_call_trace() 157 if (api < ARRAY_SIZE(fpga_id)) in versal_mbox_call_trace() 162 if (api < ARRAY_SIZE(nvm_id)) in versal_mbox_call_trace() 167 if (api < ARRAY_SIZE(puf_id)) in versal_mbox_call_trace()
|
A D | ls_sec_mon.c | 144 for (uint32_t i = 0; i < ARRAY_SIZE(data->lpzmkr); ++i) in ls_sec_mon_read() 147 for (uint32_t i = 0; i < ARRAY_SIZE(data->lpgpr); ++i) in ls_sec_mon_read()
|
A D | imx_wdog.c | 113 for (i = 0; i < ARRAY_SIZE(dt_wdog_match_table); i++) { in imx_wdog_base()
|
/optee_os-3.20.0/core/drivers/clk/sam/ |
A D | sama5d2_clk.c | 20 #define PARENT_SIZE ARRAY_SIZE(sama5d2_systemck) 42 .num_output = ARRAY_SIZE(plla_outputs), 362 ARRAY_SIZE(sama5d2_systemck), in pmc_setup() 363 ARRAY_SIZE(sama5d2_perick) + in pmc_setup() 364 ARRAY_SIZE(sama5d2_peri32ck), in pmc_setup() 365 ARRAY_SIZE(sama5d2_gck), in pmc_setup() 366 ARRAY_SIZE(sama5d2_progck)); in pmc_setup() 487 for (i = 0; i < ARRAY_SIZE(sama5d2_progck); i++) { in pmc_setup() 510 for (i = 0; i < ARRAY_SIZE(sama5d2_systemck); i++) { in pmc_setup() 523 for (i = 0; i < ARRAY_SIZE(sama5d2_perick); i++) { in pmc_setup() [all …]
|
/optee_os-3.20.0/ta/pkcs11/src/ |
A D | pkcs11_attributes.c | 502 ARRAY_SIZE(any_object_boolprops)); in create_storage_attributes() 507 ARRAY_SIZE(any_object_opt_or_null)); in create_storage_attributes() 531 ARRAY_SIZE(any_key_boolprops)); in create_genkey_attributes() 536 ARRAY_SIZE(any_key_opt_or_null)); in create_genkey_attributes() 541 ARRAY_SIZE(any_key_optional)); in create_genkey_attributes() 576 ARRAY_SIZE(symm_key_boolprops)); in create_symm_key_attributes() 581 ARRAY_SIZE(symm_key_opt_or_null)); in create_symm_key_attributes() 586 ARRAY_SIZE(symm_key_optional)); in create_symm_key_attributes() 603 ARRAY_SIZE(raw_data_opt_or_null)); in create_data_attributes() 752 ARRAY_SIZE(public_key_opt_or_null)); in create_pub_key_attributes() [all …]
|
A D | token_capabilities.c | 159 for (n = 0; n < ARRAY_SIZE(pkcs11_modes); n++) in mechanism_string_id() 174 for (n = 0; n < ARRAY_SIZE(pkcs11_modes); n++) in mechanism_is_valid() 191 for (n = 0; n < ARRAY_SIZE(pkcs11_modes); n++) { in mechanism_flags_complies_pkcs11() 210 for (n = 0; n < ARRAY_SIZE(pkcs11_modes); n++) in mechanism_is_one_shot_only() 304 for (n = 0; n < ARRAY_SIZE(token_mechanism); n++) in tee_malloc_mechanism_list() 317 for (n = 0; n < ARRAY_SIZE(token_mechanism); n++) { in tee_malloc_mechanism_list() 332 for (n = 0; n < ARRAY_SIZE(token_mechanism); n++) { in mechanism_supported_flags()
|
/optee_os-3.20.0/core/drivers/crypto/caam/hal/imx_6_7/ |
A D | hal_ctrl.c | 44 caam_pwr_add_backup(baseaddr, ctrl_backup, ARRAY_SIZE(ctrl_backup)); in caam_hal_ctrl_init()
|
A D | hal_jr.c | 92 ARRAY_SIZE(jrcfg_backup)); in caam_hal_jr_prepare_backup()
|
/optee_os-3.20.0/core/drivers/crypto/crypto_api/oid/ |
A D | hash_oid.c | 36 if (main_alg < ARRAY_SIZE(drvcrypt_hash_oid)) in drvcrypt_get_alg_hash_oid()
|
/optee_os-3.20.0/core/arch/arm/plat-stm32mp1/ |
A D | scmi_server.c | 271 .clock_count = ARRAY_SIZE(stm32_scmi_clock), 273 .rd_count = ARRAY_SIZE(stm32_scmi_reset_domain), 275 .voltd_count = ARRAY_SIZE(scmi_voltage_domain), 281 assert(channel_id < ARRAY_SIZE(scmi_channel)); in find_resource() 288 const size_t max_id = ARRAY_SIZE(scmi_channel); in plat_scmi_get_channel() 301 const size_t channel_count = ARRAY_SIZE(scmi_channel); in plat_scmi_protocol_count_paranoid() 347 const size_t count = ARRAY_SIZE(plat_protocol_list) - 1; in plat_scmi_protocol_count() 357 (ARRAY_SIZE(plat_protocol_list) - 1)); in plat_scmi_protocol_list() 909 for (i = 0; i < ARRAY_SIZE(scmi_channel); i++) { in stm32mp1_init_scmi_server()
|
/optee_os-3.20.0/core/arch/arm/plat-imx/pm/ |
A D | pm-imx7.c | 82 .ddrc_num = ARRAY_SIZE(imx7d_ddrc_ddr3_setting), 84 .ddrc_phy_num = ARRAY_SIZE(imx7d_ddrc_phy_ddr3_setting), 109 for (i = 0; i < ARRAY_SIZE(phys_addr); i++) { in pm_imx7_iram_tbl_init()
|
/optee_os-3.20.0/core/arch/arm/plat-vexpress/ |
A D | vendor_props.c | 70 .len = ARRAY_SIZE(vendor_propset_array_tee),
|
/optee_os-3.20.0/core/drivers/scmi-msg/ |
A D | base.c | 176 return message_id < ARRAY_SIZE(scmi_base_handler_table) && in message_id_is_supported() 182 const size_t array_size = ARRAY_SIZE(scmi_base_handler_table); in scmi_msg_get_base_handler()
|
A D | reset_domain.c | 177 return message_id < ARRAY_SIZE(scmi_rd_handler_table) && in message_id_is_supported() 183 const size_t array_size = ARRAY_SIZE(scmi_rd_handler_table); in scmi_msg_get_rd_handler()
|
/optee_os-3.20.0/core/arch/arm/plat-zynq7k/ |
A D | main.c | 167 for (i = 0; i < ARRAY_SIZE(slcr_access_range); i += 2) { in write_slcr() 188 for (i = 0; i < ARRAY_SIZE(slcr_access_range); i += 2) { in read_slcr()
|
/optee_os-3.20.0/core/arch/arm/kernel/ |
A D | rpc_io_i2c.c | 45 res = thread_rpc_cmd(OPTEE_RPC_CMD_I2C_TRANSFER, ARRAY_SIZE(p), p); in rpc_io_i2c_transfer()
|
/optee_os-3.20.0/core/drivers/clk/ |
A D | clk-stm32mp15.c | 166 for (n = 0; n < ARRAY_SIZE(parent_id_clock_id); n++) in clock_id2parent_id() 323 .nb_parent = ARRAY_SIZE(_parent) \ 342 #define NB_GATES ARRAY_SIZE(stm32mp1_clk_gate) 592 if (idx >= ARRAY_SIZE(stm32mp1_osc)) { in osc_frequency() 1236 for (idx = 0; idx < ARRAY_SIZE(secure_enable); idx++) { in enable_static_secure_clocks() 1312 static struct clk stm32mp1_clk[ARRAY_SIZE(stm32mp1_clk_gate) + 1313 ARRAY_SIZE(stm32mp1_clk_on)]; 1349 for (n = 0; n < ARRAY_SIZE(stm32mp1_clk_gate); n++) in clock_id_to_gate_index() 1360 for (n = 0; n < ARRAY_SIZE(stm32mp1_clk_on); n++) in clock_id_to_always_on_index() 1444 for (n = 0; n < ARRAY_SIZE(exposed_clk_name); n++) in clk_op_get_name() [all …]
|
/optee_os-3.20.0/core/drivers/crypto/caam/hal/imx_8m/ |
A D | hal_jr.c | 88 ARRAY_SIZE(jrcfg_backup)); in caam_hal_jr_prepare_backup()
|
/optee_os-3.20.0/core/drivers/crypto/caam/hal/imx_8ulp/ |
A D | hal_jr.c | 89 ARRAY_SIZE(jrcfg_backup)); in caam_hal_jr_prepare_backup()
|
/optee_os-3.20.0/core/arch/arm/plat-stm32mp1/drivers/ |
A D | stm32mp1_pmic.c | 229 for (i = 0; i < ARRAY_SIZE(regu_lp_state); i++) in regu_lp_state2idx() 383 for (n = 0; n < ARRAY_SIZE(nsec_access_regu_name); n++) in stm32mp_nsec_can_access_pmic_regu() 397 for (n = 0; n < ARRAY_SIZE(nsec_access_regu_name); n++) { in register_nsec_regu() 449 for (n = 0; n < ARRAY_SIZE(regu_lp_state); n++) in parse_regulator_fdt_nodes()
|
/optee_os-3.20.0/core/arch/arm/plat-rzn1/ |
A D | sm_platform_handler.c | 23 unsigned int len = ARRAY_SIZE(regauth); in get_regauth()
|
/optee_os-3.20.0/lib/libutils/ext/include/ |
A D | util.h | 43 #ifndef ARRAY_SIZE 44 #define ARRAY_SIZE(x) (sizeof(x) / sizeof((x)[0])) macro
|