Home
last modified time | relevance | path

Searched refs:PHY_2_VIR (Results 1 – 2 of 2) sorted by relevance

/optee_os-3.20.0/core/arch/arm/plat-marvell/armada7k8k/
A Dhal_sec_perf.c35 #define PHY_2_VIR(addr) ((vaddr_t)phys_to_virt((addr), MEM_AREA_IO_SEC, 1)) macro
37 #define MCU_MC_CONTROL_0_REG PHY_2_VIR(MCU_BASE + 0x044)
40 #define MCU_TZ_RANGE_HIGH_REG(x) PHY_2_VIR(MCU_BASE + 0x84 + ((x) << 3))
41 #define MCU_TZ_RANGE_LOW_REG(x) PHY_2_VIR(MCU_BASE + 0x80 + ((x) << 3))
278 tmp = io_read32(PHY_2_VIR(MC_SCR_REGISTER)); in init_sec_perf()
280 io_write32(PHY_2_VIR(MC_SCR_REGISTER), tmp); in init_sec_perf()
/optee_os-3.20.0/core/arch/arm/plat-marvell/armada3700/
A Dhal_sec_perf.c35 #define PHY_2_VIR(addr) ((vaddr_t)phys_to_virt((addr), MEM_AREA_IO_SEC, 1)) macro
38 #define MCU_MC_CONTROL_0_REG PHY_2_VIR(MCU_BASE + 0x044)
41 #define MCU_TZ_RANGE_HIGH_REG(x) PHY_2_VIR(MCU_BASE + 0x84 + ((x) << 3))
42 #define MCU_TZ_RANGE_LOW_REG(x) PHY_2_VIR(MCU_BASE + 0x80 + ((x) << 3))

Completed in 4 milliseconds