Home
last modified time | relevance | path

Searched refs:PLL3_R (Results 1 – 9 of 9) sorted by relevance

/optee_os-3.20.0/core/include/dt-bindings/clock/
A Dstm32mp13-clks.h33 #define PLL3_R 18 macro
A Dstm32mp1-clks.h197 #define PLL3_R 188 macro
/optee_os-3.20.0/core/arch/arm/plat-stm32mp1/
A Dshared_resources.c461 (PLL1_P + 8) == PLL3_R); in stm32mp_nsec_can_access_clock()
464 (clock_id >= PLL1_P && clock_id <= PLL3_R)) in stm32mp_nsec_can_access_clock()
A Dscmi_server.c118 CLOCK_CELL(CK_SCMI_PLL3_R, PLL3_R, "pll3_r", true),
/optee_os-3.20.0/core/arch/arm/dts/
A Dstm32mp15xx-dhcom-pdk2.dtsi221 clocks = <&rcc SAI2>, <&rcc PLL3_Q>, <&rcc PLL3_R>;
A Dstm32mp15xx-dkx.dtsi432 clocks = <&rcc SPI2>, <&rcc SPI2_K>, <&rcc PLL3_Q>, <&rcc PLL3_R>;
500 clocks = <&rcc SAI2>, <&rcc PLL3_Q>, <&rcc PLL3_R>;
A Dstm32mp15xx-dhcor-avenger96.dtsi290 clocks = <&rcc SAI2>, <&rcc PLL3_Q>, <&rcc PLL3_R>;
/optee_os-3.20.0/core/drivers/clk/
A Dclk-stm32mp15.c128 [_PLL3_R] = PLL3_R,
420 PLL1_P, PLL1_Q, PLL1_R, PLL2_P, PLL2_Q, PLL2_R, PLL3_P, PLL3_Q, PLL3_R,
1426 CLOCK_NAME(PLL3_R, "pll3r"),
A Dclk-stm32mp13.c2404 [PLL3_R] = &ck_pll3r,

Completed in 17 milliseconds