Home
last modified time | relevance | path

Searched refs:_parents (Results 1 – 2 of 2) sorted by relevance

/optee_os-3.20.0/core/drivers/clk/
A Dclk-stm32-core.h210 #define STM32_MUX(_name, _nb_parents, _parents, _flags, _mux_id)\ argument
219 .parents = _parents,\
234 #define STM32_COMPOSITE(_name, _nb_parents, _parents, _flags,\ argument
246 .parents = _parents,\
A Dclk-stm32mp13.c1928 #define STM32_KCLK(_name, _nb_parents, _parents, _flags, _gate_id, _mux_id)\ argument
1939 .parents = _parents,\
1942 #define STM32_PLL_VCO(_name, _nb_parents, _parents, _flags, _reg,\ argument
1954 .parents = _parents,\
1957 #define STM32_PLL_OUPUT(_name, _nb_parents, _parents, _flags,\ argument
1969 .parents = _parents,\

Completed in 8 milliseconds