Home
last modified time | relevance | path

Searched refs:io_caam_write32 (Results 1 – 9 of 9) sorted by relevance

/optee_os-3.20.0/core/drivers/crypto/caam/hal/common/
A Dhal_rng.c105 io_caam_write32(baseaddr + TRNG_FRQMIN, ent_delay >> 2); in caam_hal_rng_kick()
108 io_caam_write32(baseaddr + TRNG_FRQMAX, ent_delay << 4); in caam_hal_rng_kick()
110 io_caam_write32(baseaddr + TRNG_RTSCMISC, in caam_hal_rng_kick()
114 io_caam_write32(baseaddr + TRNG_RTSCML, in caam_hal_rng_kick()
116 io_caam_write32(baseaddr + TRNG_RTSCR1L, in caam_hal_rng_kick()
118 io_caam_write32(baseaddr + TRNG_RTSCR2L, in caam_hal_rng_kick()
120 io_caam_write32(baseaddr + TRNG_RTSCR3L, in caam_hal_rng_kick()
122 io_caam_write32(baseaddr + TRNG_RTSCR4L, in caam_hal_rng_kick()
124 io_caam_write32(baseaddr + TRNG_RTSCR5L, in caam_hal_rng_kick()
126 io_caam_write32(baseaddr + TRNG_RTSCR6PL, in caam_hal_rng_kick()
[all …]
A Dhal_jr.c44 io_caam_write32(baseaddr + JRX_JRCR, JRX_JRCR_RESET); in caam_hal_jr_reset()
59 io_caam_write32(baseaddr + JRX_JRCR, JRX_JRCR_RESET); in caam_hal_jr_reset()
80 io_caam_write32(baseaddr + JRX_IRBAR, inrings); in caam_hal_jr_config()
84 io_caam_write32(baseaddr + JRX_IRBAR + 4, inrings); in caam_hal_jr_config()
86 io_caam_write32(baseaddr + JRX_IRSR, nbjobs); in caam_hal_jr_config()
90 io_caam_write32(baseaddr + JRX_ORBAR, outrings); in caam_hal_jr_config()
94 io_caam_write32(baseaddr + JRX_ORBAR + 4, outrings); in caam_hal_jr_config()
96 io_caam_write32(baseaddr + JRX_ORSR, nbjobs); in caam_hal_jr_config()
112 io_caam_write32(baseaddr + JRX_JRCFGR_LS, value); in caam_hal_jr_config()
126 io_caam_write32(baseaddr + JRX_IRJAR, 1); in caam_hal_jr_add_newjob()
[all …]
A Dhal_ctrl.c122 io_caam_write32(baseaddr + SCFGR, val); in caam_hal_ctrl_inc_priblob()
/optee_os-3.20.0/core/drivers/crypto/caam/include/
A Dcaam_io.h18 #define io_caam_write32(a, val) io_write32(a, TEE_U32_TO_BIG_ENDIAN(val)) macro
26 #define io_caam_write32(a, val) io_write32(a, val) macro
/optee_os-3.20.0/core/drivers/crypto/caam/hal/imx_8m/
A Dhal_jr.c75 io_caam_write32(ctrl_base + JRxDID_LS(jr_idx), cfg_ls); in caam_hal_jr_setowner()
76 io_caam_write32(ctrl_base + JRxDID_MS(jr_idx), cfg_ms); in caam_hal_jr_setowner()
/optee_os-3.20.0/core/drivers/crypto/caam/hal/imx_6_7/
A Dhal_jr.c79 io_caam_write32(ctrl_base + JRxMIDR_LS(jr_idx), cfg_ls); in caam_hal_jr_setowner()
80 io_caam_write32(ctrl_base + JRxMIDR_MS(jr_idx), cfg_ms); in caam_hal_jr_setowner()
/optee_os-3.20.0/core/drivers/crypto/caam/hal/imx_8ulp/
A Dhal_jr.c76 io_caam_write32(ctrl_base + JRxDID_LS(jr_idx), cfg_ls); in caam_hal_jr_setowner()
77 io_caam_write32(ctrl_base + JRxDID_MS(jr_idx), cfg_ms); in caam_hal_jr_setowner()
/optee_os-3.20.0/core/drivers/crypto/caam/hal/ls/
A Dhal_jr.c26 io_caam_write32(ctrl_base + JRxMIDR_MS(jr_idx), val); in caam_hal_jr_setowner()
/optee_os-3.20.0/core/drivers/crypto/caam/
A Dcaam_pwr.c104 io_caam_write32(elem->baseaddr + reg->offset + in do_restore_regs()

Completed in 7 milliseconds