/optee_os-3.20.0/core/arch/arm/plat-sunxi/ |
A D | psci.c | 72 vaddr_t base = (vaddr_t)phys_to_virt(SUNXI_PRCM_BASE, MEM_AREA_IO_SEC, in psci_cpu_on() 74 vaddr_t cpucfg = (vaddr_t)phys_to_virt(SUNXI_CPUCFG_BASE, in psci_cpu_on() 135 vaddr_t base = (vaddr_t)phys_to_virt(SUNXI_PRCM_BASE, MEM_AREA_IO_SEC, in psci_cpu_off() 137 vaddr_t cpucfg = (vaddr_t)phys_to_virt(SUNXI_CPUCFG_BASE, in psci_cpu_off()
|
A D | main.c | 106 vaddr_t v = (vaddr_t)phys_to_virt(SUNXI_TZPC_BASE, MEM_AREA_IO_SEC, in tzpc_init() 157 return (vaddr_t)phys_to_virt(SUNXI_SMC_BASE, MEM_AREA_IO_SEC, in smc_base()
|
/optee_os-3.20.0/core/drivers/ |
A D | hi16xx_rng.c | 42 vaddr_t alg = (vaddr_t)phys_to_virt(ALG_SC_BASE, MEM_AREA_IO_SEC, in hi16xx_rng_init() 44 vaddr_t rng = (vaddr_t)phys_to_virt(RNG_BASE, MEM_AREA_IO_SEC, in hi16xx_rng_init() 79 r = (vaddr_t)phys_to_virt(RNG_BASE, MEM_AREA_IO_SEC, 1) + in hw_get_random_bytes()
|
A D | bcm_hwrng.c | 74 bcm_hwrng_base = (vaddr_t)phys_to_virt(HWRNG_BASE, MEM_AREA_IO_SEC, in bcm_hwrng_init()
|
/optee_os-3.20.0/core/lib/scmi-server/ |
A D | scmi_server.c | 20 return (uintptr_t)phys_to_virt(pa, MEM_AREA_IO_SEC, sz); in smt_phys_to_virt() 22 return (uintptr_t)phys_to_virt(pa, MEM_AREA_IO_NSEC, sz); in smt_phys_to_virt()
|
/optee_os-3.20.0/core/arch/arm/kernel/ |
A D | tee_l2cc_mutex.c | 45 va = phys_to_virt(l2cc_mutex_pa, MEM_AREA_NSEC_SHM, MUTEX_SZ); in l2cc_mutex_alloc() 118 va = phys_to_virt(addr, MEM_AREA_NSEC_SHM, MUTEX_SZ); in tee_set_l2cc_mutex()
|
/optee_os-3.20.0/core/arch/arm/plat-versal/ |
A D | main.c | 73 vaddr_t plm_rtca = (vaddr_t)phys_to_virt(PLM_RTCA, MEM_AREA_IO_SEC, in platform_banner() 103 vaddr_t plm_rtca = (vaddr_t)phys_to_virt(PLM_RTCA, MEM_AREA_IO_SEC, in plat_rpmb_key_is_ready()
|
/optee_os-3.20.0/core/drivers/crypto/caam/hal/imx_8ulp/ |
A D | hal_clk.c | 14 vaddr_t pcc3_base = (vaddr_t)phys_to_virt(PCC3_BASE, MEM_AREA_IO_SEC, in caam_hal_clk_enable()
|
/optee_os-3.20.0/core/drivers/crypto/caam/hal/imx_6_7/ |
A D | hal_clk_mx7.c | 14 vaddr_t ccm_base = (vaddr_t)phys_to_virt(CCM_BASE, MEM_AREA_IO_SEC, 1); in caam_hal_clk_enable()
|
A D | hal_clk_mx7ulp.c | 14 vaddr_t pcc2_base = (vaddr_t)phys_to_virt(PCC2_BASE, MEM_AREA_IO_SEC, in caam_hal_clk_enable()
|
A D | hal_clk_mx6.c | 14 vaddr_t ccm_base = (vaddr_t)phys_to_virt(CCM_BASE, MEM_AREA_IO_SEC, in caam_hal_clk_enable()
|
/optee_os-3.20.0/core/arch/arm/plat-zynq7k/ |
A D | main.c | 105 va = phys_to_virt(PL310_BASE, MEM_AREA_IO_SEC, 1); in pl310_base() 173 va = (vaddr_t)phys_to_virt(SLCR_BASE, in write_slcr() 194 va = (vaddr_t)phys_to_virt(SLCR_BASE, in read_slcr()
|
/optee_os-3.20.0/core/arch/arm/plat-imx/pm/ |
A D | pm-imx7.c | 102 iram_tbl_virt_addr = phys_to_virt(iram_tbl_phys_addr, in pm_imx7_iram_tbl_init() 111 map.va = (vaddr_t)phys_to_virt(phys_addr[i], MEM_AREA_IO_SEC, in pm_imx7_iram_tbl_init() 125 map.va = (vaddr_t)phys_to_virt(map.pa, MEM_AREA_TEE_COHERENT, in pm_imx7_iram_tbl_init() 134 map.va = (vaddr_t)phys_to_virt((paddr_t)GIC_BASE, MEM_AREA_IO_SEC, 1); in pm_imx7_iram_tbl_init()
|
/optee_os-3.20.0/core/arch/arm/plat-ti/ |
A D | ti_pl310.c | 23 va = phys_to_virt(PL310_BASE, MEM_AREA_IO_SEC, in pl310_base()
|
A D | sm_platform_handler_a15.c | 28 va = phys_to_virt(WUGEN_MPU_BASE, MEM_AREA_IO_SEC, in wugen_mpu_base()
|
/optee_os-3.20.0/core/pta/bcm/ |
A D | elog.c | 97 src_vaddr = (vaddr_t)phys_to_virt((uintptr_t)src_paddr + offset, in pta_elog_load_nitro_fw() 166 src_vaddr = (vaddr_t)phys_to_virt((uintptr_t)src_paddr + offset, in pta_elog_nitro_crash_dump() 202 src_vaddr = (vaddr_t)phys_to_virt(src_paddr, MEM_AREA_RAM_NSEC, sz); in pta_elog_dump()
|
/optee_os-3.20.0/core/drivers/bnxt/ |
A D | bnxt_images.c | 101 phys_to_virt(QSPI_BNXT_IMG, MEM_AREA_IO_NSEC, in get_bnxt_images_info() 111 (vaddr_t)phys_to_virt(QSPI_BSPD_ADDR, in get_bnxt_images_info()
|
A D | bnxt.c | 218 (vaddr_t)phys_to_virt(NIC400_BNXT_IDM_IO_CONTROL_DIRECT, in bnxt_init() 221 (vaddr_t)phys_to_virt(BNXT_INDIRECT_BASE, in bnxt_init()
|
/optee_os-3.20.0/core/arch/arm/plat-sam/ |
A D | sam_pl310.c | 46 va = phys_to_virt(PL310_BASE, MEM_AREA_IO_SEC, 1); in pl310_base()
|
A D | sam_sfr.c | 27 va = phys_to_virt(SFR_BASE, MEM_AREA_IO_SEC, 1); in sam_sfr_base()
|
A D | main.c | 69 va = phys_to_virt(AT91C_BASE_MATRIX32, MEM_AREA_IO_SEC, in matrix32_base() 82 va = phys_to_virt(AT91C_BASE_MATRIX64, MEM_AREA_IO_SEC, in matrix64_base()
|
/optee_os-3.20.0/core/arch/arm/plat-vexpress/ |
A D | main.c | 203 va = phys_to_virt(TZC400_BASE, MEM_AREA_IO_SEC, TZC400_REG_SIZE); in init_tzc400() 227 mailbox = phys_to_virt(SECRAM_BASE, MEM_AREA_IO_SEC, in release_secondary_early_hpen()
|
/optee_os-3.20.0/core/arch/arm/plat-stm/ |
A D | rng_support.c | 29 va = phys_to_virt(RNG_BASE, MEM_AREA_IO_SEC, RNG_SIZE); in rng_base()
|
/optee_os-3.20.0/core/include/mm/ |
A D | core_memprot.h | 77 void *phys_to_virt(paddr_t pa, enum teecore_memtypes m, size_t len);
|
/optee_os-3.20.0/core/arch/arm/plat-marvell/ |
A D | main.c | 115 void *huk = phys_to_virt(PLAT_MARVELL_FUSF_FUSE_BASE + in tee_otp_get_hw_unique_key()
|