| /optee_os-3.20.0/core/arch/riscv/kernel/ |
| A D | tee_time_rdtime.c | 15 uint64_t rate = CFG_RISCV_MTIME_RATE; in riscv_get_sys_time() local
17 time->seconds = tm / rate; in riscv_get_sys_time()
18 time->millis = (tm % rate) / (rate / TEE_TIME_MILLIS_BASE); in riscv_get_sys_time()
|
| /optee_os-3.20.0/core/drivers/scmi-msg/ |
| A D | clock.c | 53 unsigned long rate __unused) in plat_scmi_clock_set_rate()
163 unsigned long rate = 0; in scmi_clock_rate_get() local
182 reg_pair_from_64(rate, return_values.rate + 1, return_values.rate); in scmi_clock_rate_get()
191 unsigned long rate = 0; in scmi_clock_rate_set() local
208 rate_64 = reg_pair_to_64(in_args->rate[1], in_args->rate[0]); in scmi_clock_rate_set()
209 rate = rate_64; in scmi_clock_rate_set()
264 uint64_t rate = rates[n]; in write_rate_desc_array_in_buffer() local
266 reg_pair_from_64(rate, out + 2 * n + 1, out + 2 * n); in write_rate_desc_array_in_buffer()
307 unsigned long rate = 0; in scmi_clock_describe_rates() local
313 &rate, &cnt); in scmi_clock_describe_rates()
[all …]
|
| A D | clock.h | 58 uint32_t rate[2]; member
86 uint32_t rate[2]; member
|
| /optee_os-3.20.0/core/drivers/clk/sam/ |
| A D | at91_plldiv.c | 27 static TEE_Result clk_plldiv_set_rate(struct clk *clk, unsigned long rate, in clk_plldiv_set_rate() argument
32 if (parent_rate != rate && (parent_rate / 2 != rate)) in clk_plldiv_set_rate()
36 parent_rate != rate ? AT91_PMC_PLLADIV2 : 0); in clk_plldiv_set_rate()
|
| A D | at91_audio_pll.c | 189 static TEE_Result clk_audio_pll_frac_compute_frac(unsigned long rate, in clk_audio_pll_frac_compute_frac() argument
197 if (!rate || !parent_rate) in clk_audio_pll_frac_compute_frac()
200 tmp = rate; in clk_audio_pll_frac_compute_frac()
220 unsigned long rate, in clk_audio_pll_frac_set_rate() argument
228 if (rate < AUDIO_PLL_FOUT_MIN || rate > AUDIO_PLL_FOUT_MAX) in clk_audio_pll_frac_set_rate()
242 unsigned long rate, in clk_audio_pll_pad_set_rate() argument
248 if (!rate) in clk_audio_pll_pad_set_rate()
251 tmp_div = parent_rate / rate; in clk_audio_pll_pad_set_rate()
264 unsigned long rate, in clk_audio_pll_pmc_set_rate() argument
269 if (!rate) in clk_audio_pll_pmc_set_rate()
[all …]
|
| A D | at91_h32mx.c | 33 unsigned long rate, in clk_sama5d4_h32mx_set_rate() argument
39 if (parent_rate != rate && (parent_rate / 2) != rate) in clk_sama5d4_h32mx_set_rate()
42 if ((parent_rate / 2) == rate) in clk_sama5d4_h32mx_set_rate()
|
| A D | at91_programmable.c | 38 unsigned long rate = 0; in clk_programmable_get_rate() local
41 rate = parent_rate / (PROG_PRES(layout, pckr) + 1); in clk_programmable_get_rate()
43 rate = parent_rate >> PROG_PRES(layout, pckr); in clk_programmable_get_rate()
45 return rate; in clk_programmable_get_rate()
93 static TEE_Result clk_programmable_set_rate(struct clk *clk, unsigned long rate, in clk_programmable_set_rate() argument
98 unsigned long div = parent_rate / rate; in clk_programmable_set_rate()
|
| A D | at91_pll.c | 115 static long clk_pll_get_best_div_mul(struct clk_pll *pll, unsigned long rate, in clk_pll_get_best_div_mul() argument
141 mindiv = (parent_rate * PLL_MUL_MIN) / rate; in clk_pll_get_best_div_mul()
158 maxdiv = DIV_ROUND_UP(parent_rate * PLL_MUL_MAX(layout), rate); in clk_pll_get_best_div_mul()
176 tmpmul = UDIV_ROUND_NEAREST(rate, parent_rate / tmpdiv); in clk_pll_get_best_div_mul()
178 if (tmprate > rate) in clk_pll_get_best_div_mul()
179 remainder = tmprate - rate; in clk_pll_get_best_div_mul()
181 remainder = rate - tmprate; in clk_pll_get_best_div_mul()
227 static TEE_Result clk_pll_set_rate(struct clk *clk, unsigned long rate, in clk_pll_set_rate() argument
236 ret = clk_pll_get_best_div_mul(pll, rate, parent_rate, in clk_pll_set_rate()
|
| A D | at91_master.c | 51 unsigned long rate = parent_rate; in clk_master_div_get_rate() local
62 rate /= charac->divisors[div]; in clk_master_div_get_rate()
64 if (rate < charac->output.min) in clk_master_div_get_rate()
66 else if (rate > charac->output.max) in clk_master_div_get_rate()
69 return rate; in clk_master_div_get_rate()
|
| A D | at91_usb.c | 59 unsigned long rate, in at91sam9x5_clk_usb_set_rate() argument
65 if (!rate) in at91sam9x5_clk_usb_set_rate()
68 div = UDIV_ROUND_NEAREST(parent_rate, rate); in at91sam9x5_clk_usb_set_rate()
|
| A D | at91_peripheral.c | 114 unsigned long rate, in clk_sam9x5_peripheral_set_rate() argument
121 if (parent_rate == rate) in clk_sam9x5_peripheral_set_rate()
127 if (periph->range.max && rate > periph->range.max) in clk_sam9x5_peripheral_set_rate()
131 if (parent_rate >> shift == rate) { in clk_sam9x5_peripheral_set_rate()
|
| A D | at91_generated.c | 88 static TEE_Result clk_generated_set_rate(struct clk *clk, unsigned long rate, in clk_generated_set_rate() argument
94 if (!rate) in clk_generated_set_rate()
97 if (gck->range.max && rate > gck->range.max) in clk_generated_set_rate()
100 div = UDIV_ROUND_NEAREST(parent_rate, rate); in clk_generated_set_rate()
|
| /optee_os-3.20.0/core/arch/arm/dts/ |
| A D | stm32mp15-pinctrl.dtsi | 43 slew-rate = <0>;
58 slew-rate = <0>;
166 slew-rate = <2>;
172 slew-rate = <0>;
217 slew-rate = <2>;
223 slew-rate = <0>;
268 slew-rate = <2>;
274 slew-rate = <0>;
317 slew-rate = <2>;
349 slew-rate = <1>;
[all …]
|
| A D | stm32mp13-pinctrl.dtsi | 15 slew-rate = <0>;
24 slew-rate = <0>;
38 slew-rate = <0>;
52 slew-rate = <0>;
|
| /optee_os-3.20.0/core/drivers/clk/ |
| A D | fixed_clk.c | 13 unsigned long rate; member
21 return d->rate; in fixed_clk_get_rate()
57 fcd->rate = fdt32_to_cpu(*freq); in fixed_clock_probe()
|
| A D | clk.c | 62 parent_rate = clk->parent->rate; in clk_compute_rate_no_lock()
65 clk->rate = clk->ops->get_rate(clk, parent_rate); in clk_compute_rate_no_lock()
67 clk->rate = parent_rate; in clk_compute_rate_no_lock()
187 return clk->rate; in clk_get_rate()
190 static TEE_Result clk_set_rate_no_lock(struct clk *clk, unsigned long rate) in clk_set_rate_no_lock() argument
198 res = clk->ops->set_rate(clk, rate, parent_rate); in clk_set_rate_no_lock()
207 TEE_Result clk_set_rate(struct clk *clk, unsigned long rate) in clk_set_rate() argument
220 res = clk_set_rate_no_lock(clk, rate); in clk_set_rate()
|
| A D | clk-stm32-core.c | 235 static int divider_get_val(unsigned long rate, unsigned long parent_rate, in divider_get_val() argument
242 div = UDIV_ROUND_NEAREST((uint64_t)parent_rate, rate); in divider_get_val()
300 TEE_Result stm32_div_set_rate(int div_id, unsigned long rate, in stm32_div_set_rate() argument
307 value = divider_get_val(rate, prate, divider->table, in stm32_div_set_rate()
388 unsigned long rate, in clk_stm32_divider_set_rate() argument
393 return stm32_div_set_rate(cfg->div_id, rate, parent_rate); in clk_stm32_divider_set_rate()
435 TEE_Result clk_stm32_composite_set_rate(struct clk *clk, unsigned long rate, in clk_stm32_composite_set_rate() argument
443 return stm32_div_set_rate(cfg->div_id, rate, parent_rate); in clk_stm32_composite_set_rate()
513 unsigned long long rate = (unsigned long long)parent_rate * d->mult; in fixed_factor_get_rate() local
518 return (unsigned long)(rate / d->div); in fixed_factor_get_rate()
[all …]
|
| A D | clk_dt.c | 143 unsigned long rate = 0; in parse_assigned_clock() local
171 rate = fdt32_to_cpu(rate_prop[clock_idx]); in parse_assigned_clock()
172 if (rate && clk_set_rate(clk, rate) != TEE_SUCCESS) in parse_assigned_clock()
|
| A D | clk-stm32-core.h | 53 unsigned long rate; member
125 TEE_Result stm32_div_set_rate(int div_id, unsigned long rate,
138 unsigned long rate,
145 TEE_Result clk_stm32_composite_set_rate(struct clk *clk, unsigned long rate,
166 .rate = (_rate),\
|
| /optee_os-3.20.0/core/include/drivers/ |
| A D | clk.h | 35 unsigned long rate; member
58 TEE_Result (*set_rate)(struct clk *clk, unsigned long rate,
120 TEE_Result clk_set_rate(struct clk *clk, unsigned long rate);
|
| A D | scmi-msg.h | 248 unsigned long rate);
|
| /optee_os-3.20.0/lib/libutee/arch/arm/gprof/ |
| A D | gprof_pta.c | 69 TEE_Result __pta_gprof_pc_sampling_stop(uint32_t *rate) in __pta_gprof_pc_sampling_stop() argument
84 if (rate) in __pta_gprof_pc_sampling_stop()
85 *rate = params[0].value.a; in __pta_gprof_pc_sampling_stop()
|
| A D | gprof_pta.h | 17 TEE_Result __pta_gprof_pc_sampling_stop(uint32_t *rate);
|
| /optee_os-3.20.0/core/pta/ |
| A D | gprof.c | 116 uint32_t rate = 0; in gprof_stop_pc_sampling() local
130 rate = ((uint64_t)sbuf->count * sbuf->freq) / sbuf->usr; in gprof_stop_pc_sampling()
131 params[0].value.a = rate; in gprof_stop_pc_sampling()
135 sbuf->freq, rate); in gprof_stop_pc_sampling()
|
| /optee_os-3.20.0/core/drivers/ |
| A D | stm32_i2c.c | 201 #define RATE_MIN(rate) (((rate) * 80U) / 100U) argument
215 uint32_t rate; member
245 .rate = I2C_STANDARD_RATE,
256 .rate = I2C_FAST_RATE,
267 .rate = I2C_FAST_PLUS_RATE,
310 if (rate <= i2c_specs[i].rate) in get_specs()
412 speed_freq = specs->rate; in i2c_compute_timing()
564 if (i2c_specs[i - 1].rate >= i2c_specs[i].rate) in i2c_specs_is_consistent()
581 if (rate > i2c_specs[i - 1].rate) in get_lower_rate()
582 return i2c_specs[i - 1].rate; in get_lower_rate()
[all …]
|