Home
last modified time | relevance | path

Searched refs:RISCV_GET_LVL_PGSIZE (Results 1 – 2 of 2) sorted by relevance

/seL4-master/src/arch/riscv/kernel/
A Dvspace.c90 assert((paddr % RISCV_GET_LVL_PGSIZE(0)) == 0); in map_kernel_frame()
96 assert((paddr % RISCV_GET_LVL_PGSIZE(1)) == 0); in map_kernel_frame()
100 assert((paddr % RISCV_GET_LVL_PGSIZE(0)) == 0); in map_kernel_frame()
123 pptr += RISCV_GET_LVL_PGSIZE(0); in map_kernel_window()
124 paddr += RISCV_GET_LVL_PGSIZE(0); in map_kernel_window()
133 pptr += RISCV_GET_LVL_PGSIZE(0); in map_kernel_window()
134 paddr += RISCV_GET_LVL_PGSIZE(0); in map_kernel_window()
148 while (pptr < PPTR_TOP + RISCV_GET_LVL_PGSIZE(0)) { in map_kernel_window()
151 pptr += RISCV_GET_LVL_PGSIZE(1); in map_kernel_window()
152 paddr += RISCV_GET_LVL_PGSIZE(1); in map_kernel_window()
[all …]
/seL4-master/include/arch/riscv/arch/machine/
A Dhardware.h50 #define RISCV_GET_LVL_PGSIZE(n) BIT(RISCV_GET_LVL_PGSIZE_BITS((n))) macro

Completed in 5 milliseconds