Home
last modified time | relevance | path

Searched refs:GICR_ICENABLER0 (Results 1 – 3 of 3) sorted by relevance

/xen-4.10.0-shim-comet/xen/include/asm-arm/
A Dgic_v3_defs.h89 #define GICR_ICENABLER0 (0x0180) macro
/xen-4.10.0-shim-comet/xen/arch/arm/
A Dvgic-v3.c897 case VREG32(GICR_ICENABLER0): in vgic_v3_rdistr_sgi_mmio_read()
974 case VREG32(GICR_ICENABLER0): in vgic_v3_rdistr_sgi_mmio_write()
A Dgic-v3.c792 writel_relaxed(0xffff0000, GICD_RDIST_SGI_BASE + GICR_ICENABLER0); in gicv3_cpu_init()

Completed in 7 milliseconds