| /xen-4.10.0-shim-comet/xen/include/asm-arm/arm32/ |
| A D | processor.h | 112 #define READ_SYSREG32(R...) READ_CP32(R) argument
113 #define WRITE_SYSREG32(V, R...) WRITE_CP32(V, R) argument
115 #define READ_SYSREG64(R...) READ_CP64(R) argument
116 #define WRITE_SYSREG64(V, R...) WRITE_CP64(V, R) argument
118 #define READ_SYSREG(R...) READ_SYSREG32(R) argument
119 #define WRITE_SYSREG(V, R...) WRITE_SYSREG32(V, R) argument
|
| A D | page.h | 23 #define __invalidate_dcache_one(R) STORE_CP32(R, DCIMVAC) argument
26 #define __clean_dcache_one(R) STORE_CP32(R, DCCMVAC) argument
30 #define __clean_and_invalidate_dcache_one(R) STORE_CP32(R, DCCIMVAC) argument
|
| /xen-4.10.0-shim-comet/xen/include/asm-arm/arm64/ |
| A D | page.h | 20 #define __invalidate_dcache_one(R) "dc ivac, %" #R ";" argument
23 #define __clean_dcache_one(R) \ argument
24 ALTERNATIVE("dc cvac, %" #R ";", \
25 "dc civac, %" #R ";", \
30 #define __clean_and_invalidate_dcache_one(R) "dc civac, %" #R ";" argument
|
| /xen-4.10.0-shim-comet/tools/tests/mem-sharing/ |
| A D | memshrtool.c | 37 #define R(f) do { \ macro
83 R(xc_memshr_control(xch, domid, 1)); in main()
93 R(xc_memshr_control(xch, domid, 0)); in main()
106 R(xc_memshr_nominate_gfn(xch, domid, gfn, &handle)); in main()
127 R(xc_memshr_share_gfns(xch, source_domid, source_gfn, source_handle, domid, gfn, handle)); in main()
143 R((int)!map); in main()
161 R(xc_memshr_add_to_physmap(xch, source_domid, source_gfn, source_handle, domid, gfn)); in main()
173 R(xc_memshr_debug_gfn(xch, domid, gfn)); in main()
|
| /xen-4.10.0-shim-comet/tools/firmware/vgabios/ |
| A D | vbe_display_api.txt | 131 * VBE_DISPI_INDEX_ID : WORD {R,W}
141 * VBE_DISPI_INDEX_XRES : WORD {R,W}
149 * VBE_DISPI_INDEX_YRES : WORD {R,W}
157 * VBE_DISPI_INDEX_BPP : WORD {R,W}
165 * VBE_DISPI_INDEX_ENABLE : WORD {R,W}
173 * VBE_DISPI_INDEX_BANK : WORD {R,W}
188 * VBE_DISPI_INDEX_X_OFFSET : WORD {R,W}
192 * VBE_DISPI_INDEX_Y_OFFSET : WORD {R,W}
198 * VBE_DISPI_INDEX_BPP : WORD {R,W}
202 * VBE_DISPI_INDEX_ENABLE : WORD {R,W}
[all …]
|
| /xen-4.10.0-shim-comet/tools/tests/x86_emulator/ |
| A D | blowfish.c | 434 uint32_t L = input >> 32, R = input; in blowfish_test() local
437 Blowfish_Encrypt(&ctx, &L, &R); in blowfish_test()
438 Blowfish_Decrypt(&ctx, &L, &R); in blowfish_test()
439 return ((uint64_t)L << 32) | R; in blowfish_test()
|
| /xen-4.10.0-shim-comet/xen/drivers/char/ |
| A D | Kconfig | 20 This selects the ARM(R) AMBA(R) PrimeCell PL011 UART. If you have
45 or Renesas R-Car Gen 2/3 based board say Y.
|
| /xen-4.10.0-shim-comet/unmodified_drivers/linux-2.6/ |
| A D | mkbuildtree | 12 R=${C%/*/*}
17 XEN=$R/xen
24 XL=$R/linux-2.6.18-xen.hg
|
| /xen-4.10.0-shim-comet/tools/ocaml/xenstored/ |
| A D | systemd.ml | 2 * Copyright (C) 2014 Luis R. Rodriguez <mcgrof@suse.com>
|
| A D | systemd.mli | 2 * Copyright (C) 2014 Luis R. Rodriguez <mcgrof@suse.com>
|
| /xen-4.10.0-shim-comet/ |
| A D | README | 183 Intel(R) Trusted Execution Technology Support
186 Intel's technology for safer computing, Intel(R) Trusted Execution Technology
187 (Intel(R) TXT), defines platform-level enhancements that provide the building
191 Intel(R) TXT support is provided by the Trusted Boot (tboot) module in
194 Tboot is an open source, pre- kernel/VMM module that uses Intel(R) TXT to
|
| A D | CODING_STYLE | 64 unlike K&R. do/while loops are an exception. e.g.:
|
| A D | config.guess | 1185 R[34]000:*System_V*:*:* | R4000:UNIX_SYSV:*:* | R*000:UNIX_SV:*:*)
1219 SX-8R:SUPER-UX:*:*)
|
| A D | MAINTAINERS | 222 INTEL(R) TRUSTED EXECUTION TECHNOLOGY (TXT)
229 INTEL(R) VT FOR DIRECTED I/O (VT-D)
234 INTEL(R) VT FOR X86 (VT-X)
|
| /xen-4.10.0-shim-comet/docs/misc/arm/ |
| A D | early-printk.txt | 42 - lager: printk with SCIF0 on Renesas R-Car H2 processors
45 - rcar3: printk with SCIF2 on Renesas R-Car Gen3 processors
|
| /xen-4.10.0-shim-comet/m4/ |
| A D | README.source | 40 systemd.m4 was contributed to by Luis R. Rodriguez <mcgrof@do-not-panic.com>,
|
| A D | systemd.m4 | 3 # Copyright (C) 2014 Luis R. Rodriguez <mcgrof@suse.com>
|
| /xen-4.10.0-shim-comet/docs/man/ |
| A D | xentop.pod.1 | 80 =item B<R>
|
| /xen-4.10.0-shim-comet/xen/tools/ |
| A D | xen.flf | 1888 0x0154 LATIN CAPITAL LETTER R WITH ACUTE
1895 0x0155 LATIN SMALL LETTER R WITH ACUTE
1902 0x0156 LATIN CAPITAL LETTER R WITH CEDILLA
1909 0x0157 LATIN SMALL LETTER R WITH CEDILLA
1916 0x0158 LATIN CAPITAL LETTER R WITH CARON
1923 0x0159 LATIN SMALL LETTER R WITH CARON
|
| /xen-4.10.0-shim-comet/xen/arch/x86/ |
| A D | Kconfig | 115 Allows support for Trusted Boot using the Intel(R) Trusted Execution
|
| /xen-4.10.0-shim-comet/tools/xentrace/ |
| A D | xenalyze.c | 1974 int I, J, L, R, K; in percentile() local
1986 L=0; R=N-1; in percentile()
1988 while(L < R) { in percentile()
1994 J=R; in percentile()
2020 R=J; in percentile()
2052 R=N-1; in weighted_percentile()
2056 while(L < R) { in weighted_percentile()
2104 R=J; in weighted_percentile()
2139 R=N-1; in self_weighted_percentile()
2143 while(L < R) { in self_weighted_percentile()
[all …]
|
| /xen-4.10.0-shim-comet/xen/tools/kconfig/ |
| A D | zconf.hash.c_shipped | 16 && ('R' == 82) && ('S' == 83) && ('T' == 84) && ('U' == 85) \
|
| /xen-4.10.0-shim-comet/xen/arch/arm/ |
| A D | traps.c | 245 #define REGOFFS(R) offsetof(struct cpu_user_regs, R) in select_user_reg() argument
|
| /xen-4.10.0-shim-comet/stubdom/grub.patches/ |
| A D | 61btrfs.diff | 1475 + c-indentation-style: "K&R"
3372 + c-indentation-style: "K&R"
|
| /xen-4.10.0-shim-comet/xen/arch/x86/x86_emulate/ |
| A D | x86_emulate.c | 517 uint8_t R:1; member
2571 evex.R = 1; in x86_decode()
|