Home
last modified time | relevance | path

Searched refs:SCIF_SCFSR (Results 1 – 4 of 4) sorted by relevance

/xen-4.10.0-shim-comet/xen/drivers/char/
A Dscif-uart.c56 status = scif_readw(uart, SCIF_SCFSR) & ~SCFSR_TEND; in scif_uart_interrupt()
73 scif_writew(uart, SCIF_SCFSR, ~SCIF_ERRORS); in scif_uart_interrupt()
93 while ( !(scif_readw(uart, SCIF_SCFSR) & SCFSR_TEND) ); in scif_uart_init_preirq()
102 scif_readw(uart, SCIF_SCFSR); in scif_uart_init_preirq()
103 scif_writew(uart, SCIF_SCFSR, 0); in scif_uart_init_preirq()
129 if ( scif_readw(uart, SCIF_SCFSR) & SCIF_ERRORS ) in scif_uart_init_postirq()
130 scif_writew(uart, SCIF_SCFSR, ~SCIF_ERRORS); in scif_uart_init_postirq()
155 if ( !(scif_readw(uart, SCIF_SCFSR) & SCFSR_TDFE) ) in scif_uart_tx_ready()
171 scif_writew(uart, SCIF_SCFSR, scif_readw(uart, SCIF_SCFSR) & in scif_uart_putc()
186 scif_readw(uart, SCIF_SCFSR); in scif_uart_getc()
[all …]
/xen-4.10.0-shim-comet/xen/arch/arm/arm32/
A Ddebug-scif.inc29 ldrh \rc, [\rb, #SCIF_SCFSR] /* <- SCFSR (status register) */
41 ldrh \rt, [\rb, #SCIF_SCFSR] /* <- SCFSR (status register) */
43 strh \rt, [\rb, #SCIF_SCFSR] /* -> SCFSR (status register) */
/xen-4.10.0-shim-comet/xen/arch/arm/arm64/
A Ddebug-scif.inc31 ldrh w\c, [\xb, #SCIF_SCFSR] /* <- SCFSR (status register) */
43 ldrh \wt, [\xb, #SCIF_SCFSR] /* <- SCFSR (status register) */
45 strh \wt, [\xb, #SCIF_SCFSR] /* -> SCFSR (status register) */
/xen-4.10.0-shim-comet/xen/include/asm-arm/
A Dscif-uart.h31 #define SCIF_SCFSR (0x10) /* Serial status register */ macro

Completed in 5 milliseconds