/xen-4.10.0-shim-comet/xen/arch/arm/ |
A D | setup.c | 114 boot_cpu_data.pfr64.bits[0], boot_cpu_data.pfr64.bits[1]); in processor_id() 126 boot_cpu_data.dbg64.bits[0], boot_cpu_data.dbg64.bits[1]); in processor_id() 128 boot_cpu_data.aux64.bits[0], boot_cpu_data.aux64.bits[1]); in processor_id() 130 boot_cpu_data.mm64.bits[0], boot_cpu_data.mm64.bits[1]); in processor_id() 132 boot_cpu_data.isa64.bits[0], boot_cpu_data.isa64.bits[1]); in processor_id() 143 boot_cpu_data.pfr32.bits[0], boot_cpu_data.pfr32.bits[1]); in processor_id() 161 boot_cpu_data.mm32.bits[0], boot_cpu_data.mm32.bits[1], in processor_id() 162 boot_cpu_data.mm32.bits[2], boot_cpu_data.mm32.bits[3]); in processor_id() 164 boot_cpu_data.isa32.bits[0], boot_cpu_data.isa32.bits[1], in processor_id() 165 boot_cpu_data.isa32.bits[2], boot_cpu_data.isa32.bits[3], in processor_id() [all …]
|
A D | cpuerrata.c | 13 return MIDR_IS_CPU_MODEL_RANGE(boot_cpu_data.midr.bits, entry->midr_model, in is_affected_midr_range()
|
/xen-4.10.0-shim-comet/xen/arch/x86/ |
A D | alternative.c | 93 if ( (boot_cpu_data.x86_vendor == X86_VENDOR_INTEL) && in arch_init_ideal_nops() 94 !(boot_cpu_data.x86 == 6 && in arch_init_ideal_nops() 95 boot_cpu_data.x86_model >= 0x0f && in arch_init_ideal_nops() 96 boot_cpu_data.x86_model != 0x1c && in arch_init_ideal_nops() 97 boot_cpu_data.x86_model != 0x26 && in arch_init_ideal_nops() 98 boot_cpu_data.x86_model != 0x27 && in arch_init_ideal_nops() 99 boot_cpu_data.x86_model < 0x30) ) in arch_init_ideal_nops()
|
A D | nmi.c | 221 switch (boot_cpu_data.x86_vendor) { in disable_lapic_nmi_watchdog() 226 switch (boot_cpu_data.x86) { in disable_lapic_nmi_watchdog() 352 if ( boot_cpu_data.x86_num_siblings == 2 ) in setup_p4_watchdog() 359 if (boot_cpu_data.x86_model >= 0x3) { in setup_p4_watchdog() 385 switch (boot_cpu_data.x86_vendor) { in setup_apic_nmi_watchdog() 387 switch (boot_cpu_data.x86) { in setup_apic_nmi_watchdog() 397 switch (boot_cpu_data.x86) { in setup_apic_nmi_watchdog() 399 setup_p6_watchdog((boot_cpu_data.x86_model < 14) in setup_apic_nmi_watchdog()
|
A D | mpparse.c | 92 / boot_cpu_data.x86_max_cores in set_nr_sockets() 93 / boot_cpu_data.x86_num_siblings + 1; in set_nr_sockets() 96 / boot_cpu_data.x86_max_cores in set_nr_sockets() 97 / boot_cpu_data.x86_num_siblings + 1; in set_nr_sockets() 500 processor.mpc_cpufeature = (boot_cpu_data.x86 << 8) | in construct_default_ISA_mptable() 501 (boot_cpu_data.x86_model << 4) | in construct_default_ISA_mptable() 502 boot_cpu_data.x86_mask; in construct_default_ISA_mptable() 504 boot_cpu_data.x86_capability[cpufeat_word(X86_FEATURE_FPU)]; in construct_default_ISA_mptable() 873 if ((boot_cpu_data.x86_vendor == X86_VENDOR_INTEL) in mp_register_ioapic()
|
A D | msr.c | 42 if ( boot_cpu_data.x86_vendor == X86_VENDOR_INTEL || in calculate_hvm_max_policy() 43 boot_cpu_data.x86_vendor == X86_VENDOR_AMD ) in calculate_hvm_max_policy()
|
A D | i387.c | 52 boot_cpu_data.x86_vendor == X86_VENDOR_AMD ) in fpu_fxrstor() 175 boot_cpu_data.x86_vendor == X86_VENDOR_AMD ) in fpu_fxsave()
|
A D | microcode_amd.c | 112 switch (boot_cpu_data.x86) in verify_patch_size() 381 if ( boot_cpu_data.x86 != 0x10 ) in check_final_patch_levels() 636 if ( boot_cpu_data.x86_vendor == X86_VENDOR_AMD ) in microcode_init_amd()
|
A D | sysctl.c | 77 memcpy(pi->hw_cap, boot_cpu_data.x86_capability, in arch_do_physinfo() 78 min(sizeof(pi->hw_cap), sizeof(boot_cpu_data.x86_capability))); in arch_do_physinfo()
|
A D | xstate.c | 380 boot_cpu_data.x86_vendor == X86_VENDOR_AMD ) in xrstor() 583 bool bsp = c == &boot_cpu_data; in xstate_init() 588 boot_cpu_data.cpuid_level < XSTATE_CPUID ) in xstate_init() 642 BUG_ON(eax != boot_cpu_data.x86_capability[cpufeat_word(X86_FEATURE_XSAVEOPT)]); in xstate_init()
|
/xen-4.10.0-shim-comet/xen/arch/x86/acpi/ |
A D | suspend.c | 36 if ( boot_cpu_data.x86_vendor == X86_VENDOR_INTEL || in save_rest_processor_state() 37 boot_cpu_data.x86_vendor == X86_VENDOR_CENTAUR ) in save_rest_processor_state() 63 if ( boot_cpu_data.x86_vendor == X86_VENDOR_INTEL || in restore_rest_processor_state() 64 boot_cpu_data.x86_vendor == X86_VENDOR_CENTAUR ) in restore_rest_processor_state()
|
A D | lib.c | 95 c = &boot_cpu_data; in arch_acpi_set_pdc_bits() 116 else if (c == &boot_cpu_data || cpu == smp_processor_id()) in arch_acpi_set_pdc_bits()
|
/xen-4.10.0-shim-comet/xen/arch/x86/pv/ |
A D | emul-priv-op.c | 202 boot_cpu_data.x86_vendor == X86_VENDOR_AMD && in pci_cfg_ok() 203 boot_cpu_data.x86 >= 0x10 && boot_cpu_data.x86 <= 0x17 ) in pci_cfg_ok() 912 if ( boot_cpu_data.x86_vendor != X86_VENDOR_AMD ) in read_msr() 921 if ( boot_cpu_data.x86_vendor == X86_VENDOR_INTEL ) in read_msr() 957 if ( boot_cpu_data.x86_vendor == X86_VENDOR_INTEL ) in read_msr() 1048 if ( boot_cpu_data.x86_vendor != X86_VENDOR_AMD ) in write_msr() 1056 if ( boot_cpu_data.x86_vendor != X86_VENDOR_AMD || in write_msr() 1057 boot_cpu_data.x86 < 0x10 || boot_cpu_data.x86 > 0x17 ) in write_msr() 1069 if ( boot_cpu_data.x86_vendor != X86_VENDOR_AMD || in write_msr() 1070 boot_cpu_data.x86 < 0x10 || boot_cpu_data.x86 > 0x17 ) in write_msr() [all …]
|
/xen-4.10.0-shim-comet/xen/arch/x86/cpu/ |
A D | intel.c | 49 const struct cpuinfo_x86 *c = &boot_cpu_data; in probe_masking_msrs() 260 if (boot_cpu_data.x86 == 0xF && boot_cpu_data.x86_model == 3 && in early_init_intel() 261 (boot_cpu_data.x86_mask == 3 || boot_cpu_data.x86_mask == 4)) in early_init_intel() 264 if (c == &boot_cpu_data) in early_init_intel()
|
A D | amd.c | 158 const struct cpuinfo_x86 *c = &boot_cpu_data; in probe_masking_msrs() 463 if (!((boot_cpu_data.x86_vendor == X86_VENDOR_AMD) && in check_syscfg_dram_mod_en() 464 (boot_cpu_data.x86 >= 0x0f))) in check_syscfg_dram_mod_en() 522 if (c == &boot_cpu_data) in early_init_amd() 628 else if (!opt_allow_unsafe && c == &boot_cpu_data) in init_amd() 637 if (c == &boot_cpu_data) { in init_amd() 660 if (c == &boot_cpu_data || opt_cpu_info || in init_amd() 672 if (c == &boot_cpu_data || opt_cpu_info || in init_amd() 686 if (c == &boot_cpu_data) in init_amd()
|
A D | common.c | 71 __clear_bit(cap, boot_cpu_data.x86_capability); in setup_clear_cpu_cap() 79 boot_cpu_data.x86_capability[i] &= ~dfs[i]; in setup_clear_cpu_cap() 99 __set_bit(cap, boot_cpu_data.x86_capability); in setup_force_cpu_cap() 305 struct cpuinfo_x86 *c = &boot_cpu_data; in early_cpu_detect() 395 if (c == &boot_cpu_data) in generic_identify() 500 if ( c != &boot_cpu_data ) { in identify_cpu() 503 boot_cpu_data.x86_capability[i] &= c->x86_capability[i]; in identify_cpu() 847 const struct cpuinfo_x86 *c = &boot_cpu_data; in x86_match_cpu()
|
A D | mwait-idle.c | 1091 switch (boot_cpu_data.x86_model) { in mwait_idle_state_table_update() 1111 boot_cpu_data.x86, boot_cpu_data.x86_model); in mwait_idle_probe() 1115 if (boot_cpu_data.cpuid_level < CPUID_MWAIT_LEAF) in mwait_idle_probe() 1139 boot_cpu_data.x86_model); in mwait_idle_probe()
|
/xen-4.10.0-shim-comet/xen/include/asm-x86/ |
A D | iommu.h | 54 switch ( boot_cpu_data.x86_vendor ) in iommu_get_ops() 69 switch ( boot_cpu_data.x86_vendor ) in iommu_hardware_setup()
|
A D | cpufeature.h | 23 #define boot_cpu_has(bit) test_bit(bit, boot_cpu_data.x86_capability) 68 #define cpu_has_ffxsr ((boot_cpu_data.x86_vendor == X86_VENDOR_AMD) \
|
/xen-4.10.0-shim-comet/xen/include/asm-arm/ |
A D | cpufeature.h | 6 #define boot_cpu_feature64(feat) (boot_cpu_data.pfr64.feat) 22 #define boot_cpu_feature32(feat) (boot_cpu_data.pfr32.feat)
|
/xen-4.10.0-shim-comet/xen/arch/x86/cpu/mtrr/ |
A D | generic.c | 186 if (boot_cpu_data.x86_vendor == X86_VENDOR_AMD in print_mtrr_state() 187 && boot_cpu_data.x86 >= 0xf) { in print_mtrr_state() 512 if (is_cpu(INTEL) && boot_cpu_data.x86 == 6 && in generic_validate_add_page() 513 boot_cpu_data.x86_model == 1 && in generic_validate_add_page() 514 boot_cpu_data.x86_mask <= 7) { in generic_validate_add_page()
|
/xen-4.10.0-shim-comet/xen/arch/x86/cpu/mcheck/ |
A D | vmce.c | 59 if ( boot_cpu_data.x86_vendor == X86_VENDOR_INTEL ) in vmce_init_vcpu() 77 if ( boot_cpu_data.x86_vendor == X86_VENDOR_INTEL ) in vmce_restore_vcpu() 150 switch ( boot_cpu_data.x86_vendor ) in bank_mce_rdmsr() 280 switch ( boot_cpu_data.x86_vendor ) in bank_mce_wrmsr()
|
A D | non-fatal.c | 90 struct cpuinfo_x86 *c = &boot_cpu_data; in init_nonfatal_mce_checker()
|
/xen-4.10.0-shim-comet/xen/arch/x86/oprofile/ |
A D | op_model_p4.c | 43 if (boot_cpu_data.x86_num_siblings == 2) /* XXX */ in setup_num_counters() 49 return boot_cpu_data.x86_num_siblings == 2 ? 2 : 1; in addr_increment() 423 if (boot_cpu_data.x86_model >= 0x3) { in p4_fill_in_addresses() 571 if (boot_cpu_data.x86_model < 0x3) { in p4_setup_ctrs()
|
/xen-4.10.0-shim-comet/xen/arch/x86/acpi/cpufreq/ |
A D | cpufreq.c | 651 (boot_cpu_data.x86_vendor == X86_VENDOR_INTEL)) in cpufreq_driver_init() 654 (boot_cpu_data.x86_vendor == X86_VENDOR_AMD)) in cpufreq_driver_init() 666 if ( (boot_cpu_data.x86_vendor == X86_VENDOR_INTEL ) || in cpufreq_cpu_init() 667 (boot_cpu_data.x86_vendor == X86_VENDOR_AMD ) ) in cpufreq_cpu_init()
|