| /xen-4.10.0-shim-comet/xen/arch/x86/oprofile/ |
| A D | op_model_athlon.c | 36 #define CTR_READ(msr_content,msrs,c) do {rdmsrl(msrs->counters[(c)].addr, (msr_content));} while (0) argument
37 #define CTR_WRITE(l,msrs,c) do {wrmsr(msrs->counters[(c)].addr, -(unsigned int)(l), -1);} while (0) argument
40 #define CTRL_READ(msr_content,msrs,c) do {rdmsrl(msrs->controls[(c)].addr, (msr_content));} while (… argument
41 #define CTRL_WRITE(msr_content,msrs,c) do {wrmsrl(msrs->controls[(c)].addr, (msr_content));} while … argument
206 CTRL_READ(msr_content, msrs, i); in athlon_setup_ctrs()
208 CTRL_WRITE(msr_content, msrs, i); in athlon_setup_ctrs()
213 CTR_WRITE(1, msrs, i); in athlon_setup_ctrs()
223 CTRL_READ(msr_content, msrs, i); in athlon_setup_ctrs()
335 CTR_READ(msr_content, msrs, i); in athlon_check_ctrs()
396 CTRL_READ(msr_content, msrs, i); in athlon_start()
[all …]
|
| A D | op_model_ppro.c | 51 #define CTRL_READ(msr_content,msrs,c) do {rdmsrl((msrs->controls[(c)].addr), (msr_content));} while… argument
52 #define CTRL_WRITE(msr_content,msrs,c) do {wrmsrl((msrs->controls[(c)].addr), (msr_content));} whil… argument
101 CTRL_READ(msr_content, msrs, i); in ppro_setup_ctrs()
103 CTRL_WRITE(msr_content, msrs, i); in ppro_setup_ctrs()
117 CTRL_READ(msr_content, msrs, i); in ppro_setup_ctrs()
124 CTRL_WRITE(msr_content, msrs, i); in ppro_setup_ctrs()
180 CTRL_READ(msr_content, msrs, i); in ppro_start()
182 CTRL_WRITE(msr_content, msrs, i); in ppro_start()
201 CTRL_READ(msr_content, msrs, i); in ppro_stop()
203 CTRL_WRITE(msr_content, msrs, i); in ppro_stop()
[all …]
|
| A D | nmi_int.c | 104 struct op_msr *counters = msrs->counters; in nmi_cpu_save_registers()
105 struct op_msr *controls = msrs->controls; in nmi_cpu_save_registers()
121 struct op_msrs * msrs = &cpu_msrs[cpu]; in nmi_save_registers() local
122 model->fill_in_addresses(msrs); in nmi_save_registers()
123 nmi_cpu_save_registers(msrs); in nmi_save_registers()
169 struct op_msrs * msrs = &cpu_msrs[cpu]; in nmi_cpu_setup() local
170 model->setup_ctrs(msrs); in nmi_cpu_setup()
235 struct op_msrs * msrs = &cpu_msrs[cpu]; in nmi_cpu_shutdown() local
236 nmi_restore_registers(msrs); in nmi_cpu_shutdown()
254 model->start(msrs); in nmi_cpu_start()
[all …]
|
| A D | op_x86_model.h | 32 void (*fill_in_addresses)(struct op_msrs * const msrs);
33 void (*setup_ctrs)(struct op_msrs const * const msrs);
35 struct op_msrs const * const msrs,
37 void (*start)(struct op_msrs const * const msrs);
38 void (*stop)(struct op_msrs const * const msrs);
|
| A D | op_model_p4.c | 403 msrs->counters[i].addr = in p4_fill_in_addresses()
412 msrs->controls[i].addr = addr; in p4_fill_in_addresses()
418 msrs->controls[i].addr = addr; in p4_fill_in_addresses()
426 msrs->controls[i].addr = addr; in p4_fill_in_addresses()
431 msrs->controls[i].addr = addr; in p4_fill_in_addresses()
437 msrs->controls[i].addr = addr; in p4_fill_in_addresses()
442 msrs->controls[i].addr = addr; in p4_fill_in_addresses()
447 msrs->controls[i].addr = addr; in p4_fill_in_addresses()
454 msrs->controls[i++].addr = MSR_P4_CRU_ESCR5; in p4_fill_in_addresses()
455 msrs->controls[i++].addr = MSR_P4_CRU_ESCR4; in p4_fill_in_addresses()
[all …]
|
| /xen-4.10.0-shim-comet/xen/arch/x86/ |
| A D | domctl.c | 1315 if ( guest_handle_is_null(vmsrs->msrs) ) in arch_do_domctl()
1354 if ( copy_to_guest_offset(vmsrs->msrs, i, &msr, 1) ) in arch_do_domctl()
1369 if ( copy_to_guest_offset(vmsrs->msrs, i, &msr, 1) ) in arch_do_domctl()
1384 if ( copy_to_guest_offset(vmsrs->msrs, i, &msr, 1) ) in arch_do_domctl()
1409 if ( copy_from_guest_offset(&msr, vmsrs->msrs, i, 1) ) in arch_do_domctl()
|
| /xen-4.10.0-shim-comet/xen/include/public/ |
| A D | domctl.h | 941 XEN_GUEST_HANDLE_64(xen_domctl_vcpu_msr_t) msrs; /* IN/OUT */
|
| /xen-4.10.0-shim-comet/tools/libxc/ |
| A D | xc_sr_save_x86_pv.c | 734 set_xen_guest_handle(domctl.u.vcpu_msrs.msrs, buffer); in write_one_vcpu_msrs()
|
| A D | xc_sr_restore_x86_pv.c | 459 set_xen_guest_handle(domctl.u.vcpu_msrs.msrs, buffer); in process_vcpu_msrs()
|