Home
last modified time | relevance | path

Searched refs:pinned (Results 1 – 6 of 6) sorted by relevance

/xen-4.10.0-shim-comet/xen/arch/x86/mm/shadow/
A Dprivate.h639 already_pinned = sp[0]->u.sh.pinned; in sh_pin()
666 sp[0]->u.sh.pinned = 1; in sh_pin()
690 if ( !sp->u.sh.pinned ) in sh_unpin()
692 sp->u.sh.pinned = 0; in sh_unpin()
A Dcommon.c1406 sp->u.sh.pinned = 0; in shadow_alloc()
1581 sp->u.sh.pinned = 0; in shadow_set_allocation()
A Dmulti.c3991 if ( !mfn_to_page(old_smfn)->u.sh.pinned && !sh_pin(d, old_smfn) ) in sh_set_toplevel_shadow()
/xen-4.10.0-shim-comet/docs/man/
A Dxl-numa-placement.pod.7103 a vCPU I<is pinned> to some pCPUs and I<does not have> any soft affinity
105 it is pinned, without any specific peference among them.
110 a vCPU I<has> its own soft affinity and I<is not> pinned to any particular
118 a vCPU I<has> its own vCPU soft affinity and I<is also> pinned to some
120 onto which it is pinned, with, among them, a preference for the ones
247 not be pinned (i.e., C<<< domain_build_info->cpumap >>> must have all its
253 vCPU pinning. Namely, the domain's vCPUs will not be pinned to any
/xen-4.10.0-shim-comet/docs/specs/
A Dlibxc-migration-stream.pandoc330 L1TAB_PIN 0x9 L1 page table page (pinned).
332 L2TAB_PIN 0xA L2 page table page (pinned).
334 L3TAB_PIN 0xB L3 page table page (pinned).
336 L4TAB_PIN 0xC L4 page table page (pinned).
/xen-4.10.0-shim-comet/xen/include/asm-x86/
A Dmm.h83 unsigned long pinned:1; /* Is the shadow pinned? */ member

Completed in 21 milliseconds