Home
last modified time | relevance | path

Searched refs:RX_FIFO_CTRL (Results 1 – 4 of 4) sorted by relevance

/AliOS-Things-master/hardware/chip/rtl872xd/sdk/component/soc/realtek/amebad/fwlib/ram_hp/
A Drtl8721dhp_usi_uart.c148 USIx->RX_FIFO_CTRL &= (~USI_RXFIFO_ALMOST_FULL_TH); in USI_UARTInit()
149 USIx->RX_FIFO_CTRL |= USI_UARTInitStruct->USI_UARTRxFifoTrigLevel; in USI_UARTInit()
293 USIx->RX_FIFO_CTRL &= (~USI_RXFIFO_ALMOST_FULL_TH); in USI_UARTSetRxLevel()
294 USIx->RX_FIFO_CTRL |= FifoLv; in USI_UARTSetRxLevel()
A Drtl8721dhp_usi_ssi.c138 usi_dev->RX_FIFO_CTRL = USI_SSI_InitStruct->USI_SPI_RxThresholdLevel + 1; in USI_SSI_Init()
773 usi_dev->RX_FIFO_CTRL = RxThresholdLevel + 1; in USI_SSI_SetRxFifoLevel()
A Drtl8721dhp_usi_i2c.c135 USIx->RX_FIFO_CTRL = USI_I2C_InitStruct->USI_I2CRXTL; in USI_I2C_Init()
/AliOS-Things-master/hardware/chip/rtl872xd/sdk/component/soc/realtek/amebad/fwlib/include/
A Dhal_platform.h522 __IO u32 RX_FIFO_CTRL; /*!< USI RX FIFO control register, Address offset: 0X34*/ member

Completed in 16 milliseconds