Home
last modified time | relevance | path

Searched refs:DDRPHYC (Results 1 – 8 of 8) sorted by relevance

/arm-trusted-firmware-2.8.0/drivers/st/ddr/
A Dstm32mp1_ram.c32 ddrphy_clk = clk_get_rate(DDRPHYC); in stm32mp1_ddr_clk_enable()
A Dstm32mp1_ddr.c489 if (clk_get_rate(DDRPHYC) < 100000000U) { in stm32mp1_ddr3_dll_off()
/arm-trusted-firmware-2.8.0/include/dt-bindings/clock/
A Dstm32mp13-clks.h182 #define DDRPHYC 150 macro
A Dstm32mp15-clks.h240 #define DDRPHYC 224 macro
/arm-trusted-firmware-2.8.0/fdts/
A Dstm32mp131.dtsi376 <&rcc DDRPHYC>,
A Dstm32mp151.dtsi369 <&rcc DDRPHYC>,
/arm-trusted-firmware-2.8.0/drivers/st/clk/
A Dstm32mp1_clk.c352 _CLK_FIXED(SEC, RCC_DDRITFCR, 4, DDRPHYC, _PLL2_R),
2338 DDRPHYC, DDRPHYCLP, in sync_earlyboot_clocks_state()
A Dclk-stm32mp13.c1832 STM32_GATE(_DDRPHYC, DDRPHYC, _PLL2R, CLK_IS_CRITICAL, GATE_DDRPHYC),

Completed in 18 milliseconds