Home
last modified time | relevance | path

Searched refs:SCTLR_I_BIT (Results 1 – 18 of 18) sorted by relevance

/arm-trusted-firmware-2.8.0/plat/arm/board/fvp_r/
A Dfvp_r_misc_helpers.S30 mov x1, #(SCTLR_M_BIT | SCTLR_C_BIT | SCTLR_I_BIT)
A Dfvp_r_bl1_main.c201 assert((val & SCTLR_I_BIT) != 0U); in bl1_main()
/arm-trusted-firmware-2.8.0/bl2u/aarch32/
A Dbl2u_entrypoint.S49 orr r0, r0, #SCTLR_I_BIT
/arm-trusted-firmware-2.8.0/bl2u/aarch64/
A Dbl2u_entrypoint.S45 mov x1, #(SCTLR_I_BIT | SCTLR_A_BIT | SCTLR_SA_BIT)
/arm-trusted-firmware-2.8.0/bl2/aarch32/
A Dbl2_entrypoint.S50 orr r0, r0, #SCTLR_I_BIT
/arm-trusted-firmware-2.8.0/bl2/aarch64/
A Dbl2_entrypoint.S48 mov x1, #(SCTLR_I_BIT | SCTLR_A_BIT | SCTLR_SA_BIT)
/arm-trusted-firmware-2.8.0/bl32/tsp/aarch64/
A Dtsp_entrypoint.S94 mov x1, #(SCTLR_I_BIT | SCTLR_A_BIT | SCTLR_SA_BIT)
290 mov x1, #(SCTLR_I_BIT | SCTLR_A_BIT | SCTLR_SA_BIT)
/arm-trusted-firmware-2.8.0/bl1/
A Dbl1_main.c105 assert((val & SCTLR_I_BIT) != 0); in bl1_main()
/arm-trusted-firmware-2.8.0/services/std_svc/spm/spm_mm/
A Dspm_mm_setup.c154 SCTLR_C_BIT | SCTLR_I_BIT | in spm_sp_setup()
/arm-trusted-firmware-2.8.0/lib/aarch64/
A Dmisc_helpers.S433 mov x1, #(SCTLR_M_BIT | SCTLR_C_BIT | SCTLR_I_BIT)
455 mov x1, #(SCTLR_M_BIT | SCTLR_C_BIT | SCTLR_I_BIT)
/arm-trusted-firmware-2.8.0/include/arch/aarch64/
A Del2_common_macros.S39 mov x1, #(SCTLR_I_BIT | SCTLR_A_BIT | SCTLR_SA_BIT)
A Del3_common_macros.S37 mov x1, #(SCTLR_I_BIT | SCTLR_A_BIT | SCTLR_SA_BIT)
A Darch.h424 #define SCTLR_I_BIT (ULL(1) << 12) macro
/arm-trusted-firmware-2.8.0/include/arch/aarch32/
A Del3_common_macros.S33 ldr r1, =(SCTLR_I_BIT | SCTLR_A_BIT)
A Darch.h169 #define SCTLR_I_BIT (U(1) << 12) macro
/arm-trusted-firmware-2.8.0/lib/aarch32/
A Dmisc_helpers.S192 ldr r1, =(SCTLR_M_BIT | SCTLR_C_BIT | SCTLR_I_BIT)
/arm-trusted-firmware-2.8.0/lib/cpus/aarch64/
A Dwa_cve_2017_5715_bpiall.S111 .quad SCTLR_AARCH32_EL1_RES1 | SCTLR_I_BIT
/arm-trusted-firmware-2.8.0/services/std_svc/drtm/
A Ddrtm_main.c517 sctlr |= SCTLR_C_BIT | SCTLR_I_BIT; /* Allow instruction and data caching. */ in drtm_dl_reset_dlme_el_state()

Completed in 30 milliseconds