Home
last modified time | relevance | path

Searched refs:SOCFPGA_F2SDRAMMGR (Results 1 – 2 of 2) sorted by relevance

/arm-trusted-firmware-2.8.0/plat/intel/soc/common/soc/
A Dsocfpga_reset_manager.c215 mmio_clrbits_32(SOCFPGA_F2SDRAMMGR(SIDEBANDMGR_FLAGOUTSET0), in socfpga_bridges_enable()
218 ret = poll_idle_status(SOCFPGA_F2SDRAMMGR( in socfpga_bridges_enable()
225 mmio_clrbits_32(SOCFPGA_F2SDRAMMGR(SIDEBANDMGR_FLAGOUTSET0), in socfpga_bridges_enable()
229 mmio_setbits_32(SOCFPGA_F2SDRAMMGR(SIDEBANDMGR_FLAGOUTSET0), in socfpga_bridges_enable()
291 mmio_clrbits_32(SOCFPGA_F2SDRAMMGR(SIDEBANDMGR_FLAGOUTSET0), in socfpga_bridges_disable()
295 mmio_setbits_32(SOCFPGA_F2SDRAMMGR(SIDEBANDMGR_FLAGOUTSET0), in socfpga_bridges_disable()
303 idle_status = mmio_read_32(SOCFPGA_F2SDRAMMGR( in socfpga_bridges_disable()
306 idle_status = mmio_read_32(SOCFPGA_F2SDRAMMGR( in socfpga_bridges_disable()
326 mmio_setbits_32(SOCFPGA_F2SDRAMMGR(SIDEBANDMGR_FLAGOUTCLR0), in socfpga_bridges_disable()
/arm-trusted-firmware-2.8.0/plat/intel/soc/common/include/
A Dsocfpga_f2sdram_manager.h36 #define SOCFPGA_F2SDRAMMGR(_reg) (SOCFPGA_F2SDRAMMGR_REG_BASE \ macro

Completed in 3 milliseconds