Home
last modified time | relevance | path

Searched refs:freq_ddr_pll0 (Results 1 – 13 of 13) sorted by relevance

/arm-trusted-firmware-2.8.0/drivers/nxp/ddr/nxp-ddr/
A Dutility.c44 if (sys->freq_ddr_pll0 == 0) { in get_ddr_freq()
50 return sys->freq_ddr_pll0; in get_ddr_freq()
52 return sys->freq_ddr_pll0; in get_ddr_freq()
/arm-trusted-firmware-2.8.0/drivers/nxp/dcfg/
A Ddcfg.c95 sys->freq_ddr_pll0 = ddrclk; in get_clocks()
104 sys->freq_ddr_pll0 *= (gur_in32(rcwsr0) >> in get_clocks()
/arm-trusted-firmware-2.8.0/plat/nxp/soc-ls1088a/ls1088aqds/
A Dddr_init.c67 debug("DDR PLL %lu\n", sys.freq_ddr_pll0); in init_ddr()
/arm-trusted-firmware-2.8.0/plat/nxp/soc-ls1046a/ls1046aqds/
A Dddr_init.c70 debug("DDR PLL1 %lu\n", sys.freq_ddr_pll0); in init_ddr()
/arm-trusted-firmware-2.8.0/plat/nxp/soc-ls1088a/ls1088ardb/
A Dddr_init.c68 debug("DDR PLL %lu\n", sys.freq_ddr_pll0); in init_ddr()
/arm-trusted-firmware-2.8.0/include/drivers/nxp/dcfg/
A Ddcfg.h80 unsigned long freq_ddr_pll0; member
/arm-trusted-firmware-2.8.0/plat/nxp/soc-ls1043a/ls1043ardb/
A Dddr_init.c144 debug("DDR PLL1 %lu\n", sys.freq_ddr_pll0);
/arm-trusted-firmware-2.8.0/plat/nxp/soc-ls1046a/ls1046afrwy/
A Dddr_init.c157 debug("DDR PLL1 %lu\n", sys.freq_ddr_pll0); in init_ddr()
/arm-trusted-firmware-2.8.0/plat/nxp/soc-ls1028a/ls1028ardb/
A Dddr_init.c170 debug("DDR PLL1 %lu\n", sys.freq_ddr_pll0); in init_ddr()
/arm-trusted-firmware-2.8.0/plat/nxp/soc-lx2160a/lx2160ardb/
A Dddr_init.c178 debug("DDR PLL1 %lu\n", sys.freq_ddr_pll0); in init_ddr()
/arm-trusted-firmware-2.8.0/plat/nxp/soc-ls1046a/ls1046ardb/
A Dddr_init.c246 debug("DDR PLL1 %lu\n", sys.freq_ddr_pll0); in init_ddr()
/arm-trusted-firmware-2.8.0/plat/nxp/soc-lx2160a/lx2160aqds/
A Dddr_init.c313 debug("DDR PLL1 %lu\n", sys.freq_ddr_pll0); in init_ddr()
/arm-trusted-firmware-2.8.0/plat/nxp/soc-lx2160a/lx2162aqds/
A Dddr_init.c313 debug("DDR PLL1 %lu\n", sys.freq_ddr_pll0); in init_ddr()

Completed in 9 milliseconds