Home
last modified time | relevance | path

Searched refs:get_el3state_ctx (Results 1 – 15 of 15) sorted by relevance

/arm-trusted-firmware-2.8.0/lib/extensions/sve/
A Dsve.c41 cptr_el3 = read_ctx_reg(get_el3state_ctx(context), CTX_CPTR_EL3); in sve_enable()
45 write_ctx_reg(get_el3state_ctx(context), CTX_CPTR_EL3, cptr_el3); in sve_enable()
48 write_ctx_reg(get_el3state_ctx(context), CTX_ZCR_EL3, in sve_enable()
63 state = get_el3state_ctx(context); in sve_disable()
/arm-trusted-firmware-2.8.0/lib/extensions/sys_reg_trace/aarch64/
A Dsys_reg_trace.c33 val = read_ctx_reg(get_el3state_ctx(ctx), CTX_CPTR_EL3); in sys_reg_trace_enable()
35 write_ctx_reg(get_el3state_ctx(ctx), CTX_CPTR_EL3, val); in sys_reg_trace_enable()
/arm-trusted-firmware-2.8.0/lib/el3_runtime/aarch64/
A Dcontext_mgmt.c108 state = get_el3state_ctx(ctx); in setup_secure_context()
169 state = get_el3state_ctx(ctx); in setup_realm_context()
187 state = get_el3state_ctx(ctx); in setup_ns_context()
344 write_ctx_reg(get_el3state_ctx(ctx), CTX_CPTR_EL3, read_cptr_el3()); in setup_context_common()
387 state = get_el3state_ctx(ctx); in setup_context_common()
588 scr_el3 = read_ctx_reg(get_el3state_ctx(ctx), in cm_prepare_el3_exit()
926 el3_state_t *state = get_el3state_ctx(ctx); in cm_prepare_el3_exit_ns()
1012 state = get_el3state_ctx(ctx); in cm_set_elr_el3()
1030 state = get_el3state_ctx(ctx); in cm_set_elr_spsr_el3()
1061 state = get_el3state_ctx(ctx); in cm_write_scr_el3_bit()
[all …]
/arm-trusted-firmware-2.8.0/lib/extensions/sme/
A Dsme.c46 state = get_el3state_ctx(context); in sme_enable()
96 state = get_el3state_ctx(context); in sme_disable()
/arm-trusted-firmware-2.8.0/include/arch/aarch64/
A Dsmccc_helpers.h83 read_ctx_reg((get_el3state_ctx(_h)), (_e))
85 write_ctx_reg((get_el3state_ctx(_h)), (_e), (_v))
/arm-trusted-firmware-2.8.0/lib/extensions/amu/aarch64/
A Damu.c80 uint64_t value = read_ctx_reg(get_el3state_ctx(ctx), CTX_CPTR_EL3); in ctx_write_cptr_el3_tam()
85 write_ctx_reg(get_el3state_ctx(ctx), CTX_CPTR_EL3, value); in ctx_write_cptr_el3_tam()
90 uint64_t value = read_ctx_reg(get_el3state_ctx(ctx), CTX_SCR_EL3); in ctx_write_scr_el3_amvoffen()
95 write_ctx_reg(get_el3state_ctx(ctx), CTX_SCR_EL3, value); in ctx_write_scr_el3_amvoffen()
/arm-trusted-firmware-2.8.0/plat/nvidia/tegra/common/
A Dtegra_fiq_glue.c43 el3_state_t *el3state_ctx = get_el3state_ctx(ctx); in tegra_fiq_interrupt_handler()
/arm-trusted-firmware-2.8.0/plat/qti/qtiseclib/src/
A Dqtiseclib_cb_interface.c141 read_ctx_reg(get_el3state_ctx(ctx), CTX_SPSR_EL3); in qtiseclib_cb_get_ns_ctx()
142 qti_ns_ctx->elr_el3 = read_ctx_reg(get_el3state_ctx(ctx), CTX_ELR_EL3); in qtiseclib_cb_get_ns_ctx()
/arm-trusted-firmware-2.8.0/services/std_svc/spmd/
A Dspmd_pm.c90 el3_state = get_el3state_ctx(&ctx->cpu_ctx); in spmd_cpu_on_finish_handler()
/arm-trusted-firmware-2.8.0/plat/arm/common/aarch64/
A Dexecution_state_switch.c46 el3_state_t *el3_ctx = get_el3state_ctx(ctx); in arm_execution_state_switch()
/arm-trusted-firmware-2.8.0/services/std_svc/drtm/
A Ddrtm_main.c178 uint64_t spsr_el3 = read_ctx_reg(get_el3state_ctx(ctx), CTX_SPSR_EL3); in drtm_dl_check_caller_el()
534 uint64_t spsr_el3 = read_ctx_reg(get_el3state_ctx(ns_ctx), CTX_SPSR_EL3); in drtm_dl_reset_dlme_context()
556 write_ctx_reg(get_el3state_ctx(ns_ctx), CTX_SPSR_EL3, spsr_el3); in drtm_dl_reset_dlme_context()
563 uint64_t spsr_el3 = read_ctx_reg(get_el3state_ctx(ctx), CTX_SPSR_EL3); in drtm_dl_prepare_eret_to_dlme()
/arm-trusted-firmware-2.8.0/services/std_svc/sdei/
A Dsdei_private.h167 el3_state_t *el3_ctx = get_el3state_ctx(ns_ctx); in sdei_client_el()
A Dsdei_intr_mgmt.c167 tgt_el3 = get_el3state_ctx(tgt_ctx); in save_event_ctx()
188 tgt_el3 = get_el3state_ctx(tgt_ctx); in restore_event_ctx()
/arm-trusted-firmware-2.8.0/services/spd/trusty/
A Dtrusty.c313 uint64_t reg_width = GET_RW(read_ctx_reg(get_el3state_ctx(&ctx->cpu_ctx), in trusty_init()
/arm-trusted-firmware-2.8.0/include/lib/el3_runtime/aarch64/
A Dcontext.h429 #define get_el3state_ctx(h) (&((cpu_context_t *) h)->el3state_ctx) macro

Completed in 16 milliseconds