Searched refs:plat_info (Results 1 – 14 of 14) sorted by relevance
/arm-trusted-firmware-2.8.0/drivers/arm/css/mhu/ |
A D | css_mhu_doorbell.c | 13 void mhu_ring_doorbell(struct scmi_channel_plat_info *plat_info) in mhu_ring_doorbell() argument 15 MHU_RING_DOORBELL(plat_info->db_reg_addr, in mhu_ring_doorbell() 16 plat_info->db_modify_mask, in mhu_ring_doorbell() 17 plat_info->db_preserve_mask); in mhu_ring_doorbell() 21 void mhuv2_ring_doorbell(struct scmi_channel_plat_info *plat_info) in mhuv2_ring_doorbell() argument 23 uintptr_t mhuv2_base = plat_info->db_reg_addr & MHU_V2_FRAME_BASE_MASK; in mhuv2_ring_doorbell() 32 MHU_RING_DOORBELL(plat_info->db_reg_addr, in mhuv2_ring_doorbell() 33 plat_info->db_modify_mask, in mhuv2_ring_doorbell() 34 plat_info->db_preserve_mask); in mhuv2_ring_doorbell()
|
/arm-trusted-firmware-2.8.0/plat/arm/board/morello/ |
A D | morello_image_load.c | 74 usable_mem_size = plat_info->local_ddr_size; in plat_morello_append_config_node() 98 plat_info->remote_ddr_size); in plat_morello_append_config_node() 105 plat_info->remote_chip_count); in plat_morello_append_config_node() 112 plat_info->multichip_mode); in plat_morello_append_config_node() 119 plat_info->scc_config); in plat_morello_append_config_node() 147 struct morello_plat_info plat_info; local 157 &plat_info, 167 if (plat_info.local_ddr_size == 0U) { 169 if ((plat_info.local_ddr_size == 0U) 170 || (plat_info.local_ddr_size > MORELLO_MAX_DDR_CAPACITY) [all …]
|
A D | morello_bl2_setup.c | 68 (uint32_t)(plat_info->local_ddr_size / 0x40000000)); in dmc_ecc_setup() 70 assert(plat_info->local_ddr_size > ARM_DRAM1_SIZE); in dmc_ecc_setup() 71 dram2_size = plat_info->local_ddr_size - ARM_DRAM1_SIZE; in dmc_ecc_setup() 108 usable_mem_size = plat_info->local_ddr_size - in dmc_ecc_setup() 109 (plat_info->local_ddr_size / 128ULL); in dmc_ecc_setup() 155 plat_info->local_ddr_size = usable_mem_size; in dmc_ecc_setup() 190 struct morello_plat_info plat_info; local 200 &plat_info, 210 if (plat_info.local_ddr_size == 0U) { 212 if ((plat_info.local_ddr_size == 0U) [all …]
|
/arm-trusted-firmware-2.8.0/plat/arm/board/n1sdp/ |
A D | n1sdp_image_load.c | 71 plat_info->multichip_mode); in plat_n1sdp_append_config_node() 78 plat_info->secondary_count); in plat_n1sdp_append_config_node() 85 plat_info->local_ddr_size); in plat_n1sdp_append_config_node() 92 plat_info->remote_ddr_size); in plat_n1sdp_append_config_node() 109 struct n1sdp_plat_info plat_info; in plat_get_next_bl_params() local 119 &plat_info, in plat_get_next_bl_params() 128 if ((plat_info.local_ddr_size == 0U) in plat_get_next_bl_params() 129 || (plat_info.local_ddr_size > N1SDP_MAX_DDR_CAPACITY_GB) in plat_get_next_bl_params() 130 || (plat_info.remote_ddr_size > N1SDP_MAX_DDR_CAPACITY_GB) in plat_get_next_bl_params() 131 || (plat_info.secondary_count > N1SDP_MAX_SECONDARY_COUNT) in plat_get_next_bl_params() [all …]
|
A D | n1sdp_bl31_setup.c | 126 struct n1sdp_plat_info plat_info; in bl31_platform_setup() local 136 &plat_info, in bl31_platform_setup() 144 if ((plat_info.local_ddr_size == 0) in bl31_platform_setup() 145 || (plat_info.local_ddr_size > N1SDP_MAX_DDR_CAPACITY_GB) in bl31_platform_setup() 146 || (plat_info.remote_ddr_size > N1SDP_MAX_DDR_CAPACITY_GB) in bl31_platform_setup() 147 || (plat_info.secondary_count > N1SDP_MAX_SECONDARY_COUNT)) { in bl31_platform_setup() 152 if (plat_info.multichip_mode) { in bl31_platform_setup() 153 n1sdp_multichip_data.chip_count = plat_info.secondary_count + 1; in bl31_platform_setup() 159 if ((plat_info.multichip_mode) && (plat_info.remote_ddr_size != 0)) in bl31_platform_setup() 160 remote_dmc_ecc_setup(plat_info.remote_ddr_size); in bl31_platform_setup()
|
A D | n1sdp_bl2_setup.c | 61 struct n1sdp_plat_info plat_info; in bl2_platform_setup() local 71 &plat_info, in bl2_platform_setup() 79 if ((plat_info.local_ddr_size == 0) in bl2_platform_setup() 80 || (plat_info.local_ddr_size > N1SDP_MAX_DDR_CAPACITY_GB) in bl2_platform_setup() 81 || (plat_info.remote_ddr_size > N1SDP_MAX_DDR_CAPACITY_GB) in bl2_platform_setup() 82 || (plat_info.secondary_count > N1SDP_MAX_SECONDARY_COUNT)) { in bl2_platform_setup() 87 dmc_ecc_setup(plat_info.local_ddr_size); in bl2_platform_setup()
|
/arm-trusted-firmware-2.8.0/plat/arm/css/common/ |
A D | css_bl2u_setup.c | 25 void bl2u_early_platform_setup(meminfo_t *mem_layout, void *plat_info) in bl2u_early_platform_setup() argument 27 if (!plat_info) in bl2u_early_platform_setup() 30 arm_bl2u_early_platform_setup(mem_layout, plat_info); in bl2u_early_platform_setup() 32 scp_bl2u_image_info = *(image_info_t *)plat_info; in bl2u_early_platform_setup()
|
/arm-trusted-firmware-2.8.0/plat/arm/common/ |
A D | arm_bl2u_setup.c | 42 void arm_bl2u_early_platform_setup(struct meminfo *mem_layout, void *plat_info) in arm_bl2u_early_platform_setup() argument 56 void bl2u_early_platform_setup(struct meminfo *mem_layout, void *plat_info) in bl2u_early_platform_setup() argument 58 arm_bl2u_early_platform_setup(mem_layout, plat_info); in bl2u_early_platform_setup()
|
/arm-trusted-firmware-2.8.0/plat/arm/board/fvp/ |
A D | fvp_bl2u_setup.c | 13 void bl2u_early_platform_setup(struct meminfo *mem_layout, void *plat_info) in bl2u_early_platform_setup() argument 15 arm_bl2u_early_platform_setup(mem_layout, plat_info); in bl2u_early_platform_setup()
|
/arm-trusted-firmware-2.8.0/include/drivers/arm/css/ |
A D | css_mhu_doorbell.h | 41 void mhu_ring_doorbell(struct scmi_channel_plat_info *plat_info); 42 void mhuv2_ring_doorbell(struct scmi_channel_plat_info *plat_info);
|
A D | scmi.h | 123 void (*ring_doorbell)(struct scmi_channel_plat_info *plat_info);
|
/arm-trusted-firmware-2.8.0/include/plat/arm/common/ |
A D | plat_arm.h | 225 void *plat_info);
|
/arm-trusted-firmware-2.8.0/include/plat/common/ |
A D | platform.h | 274 void *plat_info);
|
/arm-trusted-firmware-2.8.0/docs/getting_started/ |
A D | porting-guide.rst | 2055 Argument : meminfo *mem_info, void *plat_info 2062 The platform may copy the contents of the ``mem_info`` and ``plat_info`` into 2065 On Arm CSS platforms ``plat_info`` is interpreted as an ``image_info_t`` structure,
|
Completed in 19 milliseconds