| /arm-trusted-firmware-2.8.0/bl32/tsp/ |
| A D | tsp_interrupt.c | 39 read_mpidr(), elr_el3); in tsp_update_sync_sel1_intr_stats()
42 read_mpidr(), in tsp_update_sync_sel1_intr_stats()
58 read_mpidr(), tsp_stats[linear_id].preempt_intr_count); in tsp_handle_preemption()
111 read_mpidr(), id); in tsp_common_int_handler()
113 read_mpidr(), tsp_stats[linear_id].sel1_intr_count); in tsp_common_int_handler()
|
| A D | tsp_main.c | 49 read_mpidr(), in tsp_main()
73 INFO("TSP: cpu 0x%lx turned on\n", read_mpidr()); in tsp_cpu_on_main()
75 read_mpidr(), in tsp_cpu_on_main()
110 INFO("TSP: cpu 0x%lx off request\n", read_mpidr()); in tsp_cpu_off_main()
112 read_mpidr(), in tsp_cpu_off_main()
150 read_mpidr(), in tsp_cpu_suspend_main()
184 read_mpidr(), max_off_pwrlvl); in tsp_cpu_resume_main()
186 read_mpidr(), in tsp_cpu_resume_main()
220 INFO("TSP: cpu 0x%lx received %s smc 0x%" PRIx64 "\n", read_mpidr(), in tsp_smc_handler()
223 INFO("TSP: cpu 0x%lx: %d smcs, %d erets\n", read_mpidr(), in tsp_smc_handler()
|
| A D | tsp_common.c | 103 INFO("TSP: cpu 0x%lx SYSTEM_OFF request\n", read_mpidr()); in tsp_system_off_main()
104 INFO("TSP: cpu 0x%lx: %d smcs, %d erets requests\n", read_mpidr(), in tsp_system_off_main()
131 INFO("TSP: cpu 0x%lx SYSTEM_RESET request\n", read_mpidr()); in tsp_system_reset_main()
132 INFO("TSP: cpu 0x%lx: %d smcs, %d erets requests\n", read_mpidr(), in tsp_system_reset_main()
|
| A D | tsp_ffa_main.c | 301 INFO("TSP: cpu 0x%lx off request\n", read_mpidr()); in tsp_cpu_off_main()
303 read_mpidr(), in tsp_cpu_off_main()
340 read_mpidr(), in tsp_cpu_suspend_main()
373 read_mpidr(), max_off_pwrlvl); in tsp_cpu_resume_main()
375 read_mpidr(), in tsp_cpu_resume_main()
615 read_mpidr(), in tsp_main()
643 INFO("TSP: cpu 0x%lx turned on\n", read_mpidr()); in tsp_cpu_on_main()
645 read_mpidr(), in tsp_cpu_on_main()
|
| /arm-trusted-firmware-2.8.0/plat/rockchip/common/aarch64/ |
| A D | platform_common.c | 78 cci_enable_snoop_dvm_reqs(MPIDR_AFFLVL1_VAL(read_mpidr())); in plat_cci_enable()
85 cci_disable_snoop_dvm_reqs(MPIDR_AFFLVL1_VAL(read_mpidr())); in plat_cci_disable()
|
| /arm-trusted-firmware-2.8.0/services/spd/tlkd/ |
| A D | tlkd_pm.c | 43 int cpu = read_mpidr() & MPIDR_CPU_MASK; in cpu_suspend_handler()
75 int cpu = read_mpidr() & MPIDR_CPU_MASK; in cpu_resume_handler()
|
| /arm-trusted-firmware-2.8.0/plat/mediatek/mt8173/aarch64/ |
| A D | platform_common.c | 83 cci_enable_snoop_dvm_reqs(MPIDR_AFFLVL1_VAL(read_mpidr())); in plat_cci_enable()
88 cci_disable_snoop_dvm_reqs(MPIDR_AFFLVL1_VAL(read_mpidr())); in plat_cci_disable()
|
| /arm-trusted-firmware-2.8.0/plat/mediatek/mt8183/aarch64/ |
| A D | platform_common.c | 72 cci_enable_cluster_coherency(read_mpidr()); in plat_mtk_cci_enable()
77 cci_disable_cluster_coherency(read_mpidr()); in plat_mtk_cci_disable()
|
| /arm-trusted-firmware-2.8.0/plat/renesas/common/ |
| A D | bl31_plat_setup.c | 59 cci_enable_snoop_dvm_reqs(MPIDR_AFFLVL1_VAL(read_mpidr())); in plat_cci_enable()
64 cci_disable_snoop_dvm_reqs(MPIDR_AFFLVL1_VAL(read_mpidr())); in plat_cci_disable()
|
| /arm-trusted-firmware-2.8.0/plat/mediatek/mt8192/ |
| A D | plat_topology.c | 45 if (read_mpidr() & MPIDR_MT_MASK) { in plat_core_pos_by_mpidr()
|
| /arm-trusted-firmware-2.8.0/plat/mediatek/mt8195/ |
| A D | plat_topology.c | 40 if ((read_mpidr() & MPIDR_MT_MASK) != 0) { in plat_core_pos_by_mpidr()
|
| /arm-trusted-firmware-2.8.0/plat/mediatek/mt8186/ |
| A D | plat_topology.c | 40 if ((read_mpidr() & MPIDR_MT_MASK) != 0) { in plat_core_pos_by_mpidr()
|
| /arm-trusted-firmware-2.8.0/plat/hisilicon/hikey/ |
| A D | hikey_pm.c | 39 curr_cluster = MPIDR_AFFLVL1_VAL(read_mpidr()); in hikey_pwr_domain_on()
55 mpidr = read_mpidr(); in hikey_pwr_domain_on_finish()
81 mpidr = read_mpidr(); in hikey_pwr_domain_off()
|
| /arm-trusted-firmware-2.8.0/plat/brcm/board/common/ |
| A D | timer_sync.c | 69 cluster_id = MPIDR_AFFLVL1_VAL(read_mpidr()); in brcm_timer_sync_init()
|
| /arm-trusted-firmware-2.8.0/services/spd/pncd/ |
| A D | pncd_main.c | 148 if (read_mpidr() != pncd_sp_context.mpidr) { in pncd_context_switch_to()
326 assert(ns != 0 || read_mpidr() == pncd_sp_context.mpidr); in pncd_smc_handler_unsafe()
405 plat_ic_raise_ns_sgi(SPD_PNCD_NS_IRQ, read_mpidr()); in pncd_smc_handler_unsafe()
|
| A D | pncd_common.c | 36 pnc_ctx->mpidr = read_mpidr(); in pncd_init_pnc_ep_state()
|
| /arm-trusted-firmware-2.8.0/plat/brcm/board/stingray/src/ |
| A D | pm.c | 61 unsigned long cluster_id = MPIDR_AFFLVL1_VAL(read_mpidr()); in brcm_pwr_domain_on_finish()
|
| /arm-trusted-firmware-2.8.0/plat/nvidia/tegra/soc/t210/ |
| A D | plat_psci_handlers.c | 107 int core_pos = read_mpidr() & MPIDR_CPU_MASK; in tegra_soc_get_target_pwr_state()
196 u_register_t mpidr = read_mpidr(); in tegra_soc_pwr_domain_suspend()
343 u_register_t mpidr = read_mpidr(); in tegra_soc_pwr_domain_power_down_wfi()
580 tegra_fc_cpu_off(read_mpidr() & MPIDR_CPU_MASK); in tegra_soc_pwr_domain_off()
|
| /arm-trusted-firmware-2.8.0/plat/allwinner/sun50i_h6/ |
| A D | sunxi_power.c | 110 u_register_t mpidr = read_mpidr(); in sunxi_cpu_power_off_self()
|
| /arm-trusted-firmware-2.8.0/plat/allwinner/sun50i_h616/ |
| A D | sunxi_power.c | 112 u_register_t mpidr = read_mpidr(); in sunxi_cpu_power_off_self()
|
| /arm-trusted-firmware-2.8.0/plat/mediatek/mt8183/ |
| A D | plat_pm.c | 328 uint64_t mpidr = read_mpidr(); in plat_mtk_power_domain_off()
347 uint64_t mpidr = read_mpidr(); in plat_mtk_power_domain_on_finish()
363 uint64_t mpidr = read_mpidr(); in plat_mtk_power_domain_suspend()
404 uint64_t mpidr = read_mpidr(); in plat_mtk_power_domain_suspend_finish()
|
| /arm-trusted-firmware-2.8.0/plat/rpi/rpi3/ |
| A D | rpi3_bl2_setup.c | 131 bl_mem_params->ep_info.args.arg0 = 0xffff & read_mpidr(); in bl2_plat_handle_post_image_load()
|
| /arm-trusted-firmware-2.8.0/plat/nvidia/tegra/drivers/flowctrl/ |
| A D | flowctrl.c | 86 unsigned int i, cpu = read_mpidr() & MPIDR_CPU_MASK; in tegra_fc_ccplex_pgexit_lock()
178 unsigned int i, cpu = read_mpidr() & MPIDR_CPU_MASK; in tegra_fc_is_ccx_allowed()
|
| /arm-trusted-firmware-2.8.0/plat/xilinx/versal_net/ |
| A D | versal_net_gicv3.c | 149 ERROR("No GICR base frame found for CPU 0x%lx\n", read_mpidr()); in plat_versal_net_gic_pcpu_init()
|
| /arm-trusted-firmware-2.8.0/plat/nvidia/tegra/drivers/pmc/ |
| A D | pmc.c | 105 int i, cpu = read_mpidr() & MPIDR_CPU_MASK; in tegra_pmc_is_last_on_cpu()
|