Searched refs:timing_info (Results 1 – 5 of 5) sorted by relevance
| /arm-trusted-firmware-2.8.0/plat/imx/imx8m/ddr/ |
| A D | dram.c | 141 dram_info.timing_info = (struct dram_timing_info *)dram_timing_base; in dram_info_init()
145 if (!dram_info.timing_info->fsp_table[i]) { in dram_info_init()
153 if (dram_info.timing_info->fsp_table[idx] < 666) { in dram_info_init()
189 SMC_RET4(handle, dram_info.timing_info->fsp_table[0], in dram_dvfs_get_freq_info()
193 SMC_RET4(handle, dram_info.timing_info->fsp_table[1], in dram_dvfs_get_freq_info()
196 SMC_RET4(handle, dram_info.timing_info->fsp_table[1], in dram_dvfs_get_freq_info()
200 SMC_RET4(handle, dram_info.timing_info->fsp_table[2], in dram_dvfs_get_freq_info()
203 SMC_RET4(handle, dram_info.timing_info->fsp_table[2], in dram_dvfs_get_freq_info()
206 SMC_RET4(handle, dram_info.timing_info->fsp_table[3], in dram_dvfs_get_freq_info()
|
| A D | dram_retention.c | 133 dram_umctl2_init(dram_info.timing_info); in dram_exit_retention()
158 dram_phy_init(dram_info.timing_info); in dram_exit_retention()
|
| A D | ddr4_dvfs.c | 141 uint32_t drate = info->timing_info->fsp_table[pstate]; in ddr4_swffc()
|
| A D | lpddr4_dvfs.c | 197 dram_clock_switch(info->timing_info->fsp_table[fsp_index], info->bypass_mode); in lpddr4_swffc()
|
| /arm-trusted-firmware-2.8.0/plat/imx/imx8m/include/ |
| A D | dram.h | 57 struct dram_timing_info *timing_info; member
|
Completed in 5 milliseconds