| /linux-6.3-rc2/tools/testing/selftests/drivers/net/mlxsw/ |
| A D | ethtool_lanes.sh | 40 local lanes=$1; shift
93 local lanes=$1; shift
108 local lanes
117 lanes=$max_lanes
122 ethtool_set $swp1 speed $max_speed lanes $lanes
131 let $((lanes /= 2))
145 local lanes
154 lanes=$max_lanes
159 ethtool_set $swp1 speed $max_speed lanes $lanes autoneg off
160 ethtool_set $swp2 speed $max_speed lanes $lanes autoneg off
[all …]
|
| /linux-6.3-rc2/drivers/staging/media/omap4iss/ |
| A D | iss_csiphy.c | 36 reg |= (phy->lanes.data[i].pol ? in csiphy_lanes_config()
38 reg |= (phy->lanes.data[i].pos << in csiphy_lanes_config()
123 struct iss_csiphy_lanes_cfg *lanes; in omap4iss_csiphy_config() local
128 lanes = &subdevs->bus.csi2.lanecfg; in omap4iss_csiphy_config()
175 if (lanes->data[i].pos == 0) in omap4iss_csiphy_config()
178 if (lanes->data[i].pol > 1 || in omap4iss_csiphy_config()
182 if (used_lanes & (1 << lanes->data[i].pos)) in omap4iss_csiphy_config()
185 used_lanes |= 1 << lanes->data[i].pos; in omap4iss_csiphy_config()
189 if (lanes->clk.pol > 1 || in omap4iss_csiphy_config()
193 if (lanes->clk.pos == 0 || used_lanes & (1 << lanes->clk.pos)) in omap4iss_csiphy_config()
[all …]
|
| /linux-6.3-rc2/arch/arm64/boot/dts/renesas/ |
| A D | r8a779a0-falcon-csi-dsi.dtsi | 19 clock-lanes = <0>;
20 data-lanes = <1 2 3 4>;
38 clock-lanes = <0>;
39 data-lanes = <1 2 3 4>;
57 clock-lanes = <0>;
58 data-lanes = <1 2 3 4>;
108 clock-lanes = <0>;
109 data-lanes = <1 2 3 4>;
128 clock-lanes = <0>;
129 data-lanes = <1 2 3 4>;
[all …]
|
| A D | hihope-rzg2-ex-aistarvision-mipi-adapter-2.1.dtsi | 18 clock-lanes = <0>;
19 data-lanes = <1 2>;
32 clock-lanes = <0>;
33 data-lanes = <1 2>;
49 clock-lanes = <0>;
50 data-lanes = <1 2>;
63 clock-lanes = <0>;
64 data-lanes = <1 2>;
|
| A D | r8a774c0-ek874-mipi-2.1.dts | 38 clock-lanes = <0>;
39 data-lanes = <1 2>;
52 clock-lanes = <0>;
53 data-lanes = <1 2>;
62 clock-lanes = <0>;
63 data-lanes = <1 2>;
|
| /linux-6.3-rc2/Documentation/devicetree/bindings/media/ |
| A D | qcom,sm8250-camss.yaml | 125 clock-lanes:
128 data-lanes:
134 - data-lanes
148 clock-lanes:
151 data-lanes:
157 - data-lanes
171 clock-lanes:
174 data-lanes:
197 data-lanes:
220 data-lanes:
[all …]
|
| A D | ti,cal.yaml | 86 clock-lanes:
89 data-lanes:
104 clock-lanes:
107 data-lanes:
146 clock-lanes = <0>;
147 data-lanes = <1 2>;
170 clock-lanes = <0>;
171 data-lanes = <1 2>;
|
| /linux-6.3-rc2/drivers/gpu/drm/tegra/ |
| A D | dp.c | 51 link->lanes = 0; in drm_dp_link_reset()
233 link->lanes = link->max_lanes; in drm_dp_link_probe()
346 values[1] = link->lanes; in drm_dp_link_configure()
402 for (i = 0; i < ARRAY_SIZE(lanes) && lanes[i] <= link->max_lanes; i++) { in drm_dp_link_choose()
418 link->lanes = lanes[i]; in drm_dp_link_choose()
469 unsigned int lanes = link->lanes, *vs, *pe, *pc, i; in drm_dp_link_apply_training() local
485 for (i = 0; i < lanes; i++) in drm_dp_link_apply_training()
499 for (i = 0; i < lanes; i++) in drm_dp_link_apply_training()
503 DIV_ROUND_UP(lanes, 2)); in drm_dp_link_apply_training()
738 link->lanes, (link->lanes > 1) ? "s" : "", in drm_dp_link_train_full()
[all …]
|
| /linux-6.3-rc2/drivers/media/platform/ti/omap3isp/ |
| A D | ispcsiphy.c | 167 struct isp_csiphy_lanes_cfg *lanes; in omap3isp_csiphy_config() local
175 lanes = &buscfg->bus.ccp2.lanecfg; in omap3isp_csiphy_config()
178 lanes = &buscfg->bus.csi2.lanecfg; in omap3isp_csiphy_config()
187 if (lanes->data[i].pol > 1 || lanes->data[i].pos > 3) in omap3isp_csiphy_config()
190 if (used_lanes & (1 << lanes->data[i].pos)) in omap3isp_csiphy_config()
193 used_lanes |= 1 << lanes->data[i].pos; in omap3isp_csiphy_config()
196 if (lanes->clk.pol > 1 || lanes->clk.pos > 3) in omap3isp_csiphy_config()
199 if (lanes->clk.pos == 0 || used_lanes & (1 << lanes->clk.pos)) in omap3isp_csiphy_config()
245 reg |= (lanes->data[i].pol << in omap3isp_csiphy_config()
247 reg |= (lanes->data[i].pos << in omap3isp_csiphy_config()
[all …]
|
| /linux-6.3-rc2/drivers/phy/ |
| A D | phy-core-mipi-dphy.c | 22 unsigned int lanes, in phy_mipi_dphy_calc_config() argument
33 do_div(hs_clk_rate, lanes); in phy_mipi_dphy_calc_config()
76 cfg->lanes = lanes; in phy_mipi_dphy_calc_config()
83 unsigned int lanes, in phy_mipi_dphy_get_default_config() argument
86 return phy_mipi_dphy_calc_config(pixel_clock, bpp, lanes, 0, cfg); in phy_mipi_dphy_get_default_config()
92 unsigned int lanes, in phy_mipi_dphy_get_default_config_for_hsclk() argument
98 return phy_mipi_dphy_calc_config(0, 0, lanes, hs_clk_rate, cfg); in phy_mipi_dphy_get_default_config_for_hsclk()
|
| /linux-6.3-rc2/drivers/net/ethernet/netronome/nfp/ |
| A D | nfp_devlink.c | 48 ret = __nfp_eth_set_split(nsp, lanes); in nfp_devlink_set_lanes()
69 unsigned int lanes; in nfp_devlink_port_split() local
82 lanes = eth_port.port_lanes / count; in nfp_devlink_port_split()
83 if (eth_port.lanes == 10 && count == 2) in nfp_devlink_port_split()
84 lanes = 8 / count; in nfp_devlink_port_split()
86 return nfp_devlink_set_lanes(pf, eth_port.index, lanes); in nfp_devlink_port_split()
95 unsigned int lanes; in nfp_devlink_port_unsplit() local
108 lanes = eth_port.port_lanes; in nfp_devlink_port_unsplit()
110 lanes = 10; in nfp_devlink_port_unsplit()
112 return nfp_devlink_set_lanes(pf, eth_port.index, lanes); in nfp_devlink_port_unsplit()
[all …]
|
| /linux-6.3-rc2/Documentation/devicetree/bindings/media/i2c/ |
| A D | adv748x.yaml | 83 clock-lanes:
86 data-lanes:
91 - clock-lanes
92 - data-lanes
106 clock-lanes:
109 data-lanes:
113 - clock-lanes
114 - data-lanes
195 clock-lanes = <0>;
205 clock-lanes = <0>;
[all …]
|
| /linux-6.3-rc2/tools/testing/selftests/net/ |
| A D | devlink_port_split.py | 85 lanes = values['lanes']
87 lanes = 0
88 return lanes
148 def exists_and_lanes(ports, lanes, dev): argument
160 if max_lanes != lanes:
162 % (port, lanes, max_lanes))
202 def split_splittable_port(port, k, lanes, dev): argument
217 test(exists_and_lanes(new_split_group, lanes/k, dev),
|
| /linux-6.3-rc2/drivers/gpu/drm/bridge/adv7511/ |
| A D | adv7533.c | 43 clock_div_by_lanes[dsi->lanes - 2] << 3); in adv7511_dsi_config_timing_gen()
74 regmap_write(adv->regmap_cec, 0x1c, dsi->lanes << 4); in adv7533_dsi_power_on()
106 int lanes; in adv7533_mode_valid() local
110 lanes = 4; in adv7533_mode_valid()
112 lanes = 3; in adv7533_mode_valid()
120 if (lanes != dsi->lanes) in adv7533_mode_valid()
163 dsi->lanes = adv->num_dsi_lanes; in adv7533_attach_dsi()
|
| /linux-6.3-rc2/drivers/gpu/drm/omapdrm/dss/ |
| A D | hdmi_common.c | 20 u32 lanes[8]; in hdmi_parse_lanes_of() local
22 if (len / sizeof(u32) != ARRAY_SIZE(lanes)) { in hdmi_parse_lanes_of()
27 r = of_property_read_u32_array(ep, "lanes", lanes, in hdmi_parse_lanes_of()
28 ARRAY_SIZE(lanes)); in hdmi_parse_lanes_of()
34 r = hdmi_phy_parse_lanes(phy, lanes); in hdmi_parse_lanes_of()
|
| /linux-6.3-rc2/drivers/video/fbdev/omap2/omapfb/dss/ |
| A D | hdmi_common.c | 20 u32 lanes[8]; in hdmi_parse_lanes_of() local
22 if (len / sizeof(u32) != ARRAY_SIZE(lanes)) { in hdmi_parse_lanes_of()
27 r = of_property_read_u32_array(ep, "lanes", lanes, in hdmi_parse_lanes_of()
28 ARRAY_SIZE(lanes)); in hdmi_parse_lanes_of()
34 r = hdmi_phy_parse_lanes(phy, lanes); in hdmi_parse_lanes_of()
|
| /linux-6.3-rc2/drivers/nubus/ |
| A D | proc.c | 73 int lanes = board->lanes; in nubus_proc_add_rsrc_dir() local
78 return proc_mkdir_data(name, 0555, procdir, (void *)lanes); in nubus_proc_add_rsrc_dir()
120 int lanes = (int)proc_get_parent_data(inode); in nubus_proc_rsrc_show() local
123 if (!lanes) in nubus_proc_rsrc_show()
126 ent.mask = lanes; in nubus_proc_rsrc_show()
|
| /linux-6.3-rc2/Documentation/devicetree/bindings/media/xilinx/ |
| A D | xlnx,csi2rxss.yaml | 88 xlnx,en-active-lanes:
91 Present if the number of active lanes can be re-configured at
92 runtime in the Protocol Configuration Register. Otherwise all lanes,
115 data-lanes:
121 1 2 - For 2 lanes enabled in IP.
122 1 2 3 - For 3 lanes enabled in IP.
123 1 2 3 4 - For 4 lanes enabled in IP.
131 - data-lanes
180 xlnx,en-active-lanes;
195 data-lanes = <1 2 3 4>;
|
| /linux-6.3-rc2/drivers/phy/cadence/ |
| A D | cdns-dphy-rx.c | 119 unsigned int lanes) in cdns_dphy_rx_wait_lane_ready() argument
135 for (i = 0; i < lanes; i++) { in cdns_dphy_rx_wait_lane_ready()
149 unsigned int reg, lanes = opts->mipi_dphy.lanes; in cdns_dphy_rx_configure() local
153 if (lanes < DPHY_LANES_MIN || lanes > DPHY_LANES_MAX) in cdns_dphy_rx_configure()
173 ret = cdns_dphy_rx_wait_lane_ready(dphy, lanes); in cdns_dphy_rx_configure()
|
| /linux-6.3-rc2/arch/arm64/boot/dts/qcom/ |
| A D | qrb5165-rb5-vision-mezzanine.dts | 23 clock-lanes = <7>;
24 data-lanes = <0 1 2 3>;
55 clock-lanes = <1>;
57 data-lanes = <1 2 3 4>;
|
| /linux-6.3-rc2/Documentation/devicetree/bindings/pci/ |
| A D | nvidia,tegra20-pcie.txt | 148 - nvidia,num-lanes: Number of lanes to use for this port. Valid combinations
157 number of lanes in the nvidia,num-lanes property. Entries are of the form
210 nvidia,num-lanes = <2>;
224 nvidia,num-lanes = <2>;
316 nvidia,num-lanes = <2>;
329 nvidia,num-lanes = <2>;
342 nvidia,num-lanes = <2>;
420 nvidia,num-lanes = <2>;
433 nvidia,num-lanes = <1>;
516 nvidia,num-lanes = <4>;
[all …]
|
| /linux-6.3-rc2/arch/arm64/boot/dts/marvell/ |
| A D | cn9132-db.dtsi | 66 * lanes not being connected. Prevent the port for being
107 /* Generic PHY, providing serdes lanes */
155 num-lanes = <2>;
157 /* Generic PHY, providing serdes lanes */
165 num-lanes = <1>;
167 /* Generic PHY, providing serdes lanes */
176 /* Generic PHY, providing serdes lanes */
223 /* Generic PHY, providing serdes lanes */
|
| /linux-6.3-rc2/Documentation/devicetree/bindings/phy/ |
| A D | phy-cadence-sierra.yaml | 83 Each group of PHY lanes with a single master lane should be represented as
97 Contains list of resets, one per lane, to get all the link lanes out of reset.
104 Specifies the type of PHY for which the group of PHY lanes is used.
109 cdns,num-lanes:
111 Number of lanes in this group. The group is made up of consecutive lanes.
162 cdns,num-lanes = <2>;
169 cdns,num-lanes = <1>;
|
| A D | phy-cadence-torrent.yaml | 81 Each group of PHY lanes with a single master lane should be represented as a sub-node.
93 Contains list of resets, one per lane, to get all the link lanes out of reset.
100 Specifies the type of PHY for which the group of PHY lanes is used.
106 cdns,num-lanes:
108 Number of lanes.
134 - cdns,num-lanes
176 cdns,num-lanes = <4>;
204 cdns,num-lanes = <2>;
213 cdns,num-lanes = <1>;
|
| /linux-6.3-rc2/Documentation/devicetree/bindings/display/mediatek/ |
| A D | mediatek,dp.yaml | 59 data-lanes:
61 number of lanes supported by the hardware.
64 0 1 - For 2 lanes enabled in IP.
65 0 1 2 3 - For 4 lanes enabled in IP.
69 - data-lanes
112 data-lanes = <0 1 2 3>;
|