Home
last modified time | relevance | path

Searched refs:BIT12 (Results 1 – 16 of 16) sorted by relevance

/linux-6.3-rc2/drivers/staging/rtl8192e/rtl8192e/
A Dr8192E_hw.h76 #define RCR_AICV BIT12
117 #define IMR_RXFOVW BIT12
/linux-6.3-rc2/drivers/net/wireless/realtek/rtlwifi/btcoexist/
A Dhalbt_precomp.h43 #define BIT12 0x00001000 macro
/linux-6.3-rc2/drivers/staging/rtl8723bs/include/
A Drtl8723b_spec.h203 #define IMR_ATIMEND_8723B BIT12 /* CTWidnow End or ATIM Window End */
A Dosdep_service.h29 #define BIT12 0x00001000 macro
A Dhal_com_reg.h559 #define RRSR_MCS0 BIT12
703 #define IMR_RXFOVW BIT12 /* Receive FIFO Overflow */
719 #define IMR_BcnInt_E BIT12
750 #define RCR_ACF BIT12 /* Accept control type frame. Control frames BA, BAR, and PS-Poll (when …
A Drtw_mlme_ext.h56 #define DYNAMIC_BB_RXHP BIT12/* ODM_BB_RXHP */
/linux-6.3-rc2/drivers/staging/rtl8192e/
A Drtl819x_Qos.h22 #define BIT12 0x00001000 macro
/linux-6.3-rc2/include/uapi/linux/
A Dsynclink.h31 #define BIT12 0x1000 macro
/linux-6.3-rc2/drivers/staging/rtl8723bs/hal/
A DHal8723BReg.h392 #define IMR_ATIMEND_8723B BIT12 /* CTWidnow End or ATIM Window End */
A Dodm.h377 ODM_BB_RXHP = BIT12,
A Dodm_DIG.c665 PHY_SetBBReg(pDM_Odm->Adapter, ODM_REG_CCK_FA_RST_11N, BIT12, 1); in odm_FalseAlarmCounterStatistics()
/linux-6.3-rc2/drivers/scsi/
A Ddc395x.h64 #define BIT12 0x00001000 macro
/linux-6.3-rc2/drivers/tty/
A Dsynclink_gt.c384 #define IRQ_TXIDLE BIT12
4206 case HDLC_ENCODING_BIPHASE_MARK: val |= BIT12; break; in sync_mode()
4207 case HDLC_ENCODING_BIPHASE_SPACE: val |= BIT12 + BIT10; break; in sync_mode()
4208 case HDLC_ENCODING_BIPHASE_LEVEL: val |= BIT12 + BIT11; break; in sync_mode()
4209 case HDLC_ENCODING_DIFF_BIPHASE_LEVEL: val |= BIT12 + BIT11 + BIT10; break; in sync_mode()
4279 case HDLC_ENCODING_BIPHASE_MARK: val |= BIT12; break; in sync_mode()
4280 case HDLC_ENCODING_BIPHASE_SPACE: val |= BIT12 + BIT10; break; in sync_mode()
4281 case HDLC_ENCODING_BIPHASE_LEVEL: val |= BIT12 + BIT11; break; in sync_mode()
4282 case HDLC_ENCODING_DIFF_BIPHASE_LEVEL: val |= BIT12 + BIT11 + BIT10; break; in sync_mode()
/linux-6.3-rc2/drivers/net/wireless/realtek/rtlwifi/rtl8192de/
A Dreg.h370 #define RRSR_MCS0 BIT12
/linux-6.3-rc2/drivers/char/pcmcia/
A Dsynclink_cs.c293 #define IRQ_UNDERRUN BIT12 // transmit data underrun
/linux-6.3-rc2/drivers/scsi/lpfc/
A Dlpfc_hw4.h781 #define LPFC_SLI4_INTR12 BIT12

Completed in 74 milliseconds