Home
last modified time | relevance | path

Searched refs:CLKID_VCLK2_DIV4 (Results 1 – 8 of 8) sorted by relevance

/linux-6.3-rc2/include/dt-bindings/clock/
A Daxg-clkc.h94 #define CLKID_VCLK2_DIV4 129 macro
A Dg12a-clkc.h120 #define CLKID_VCLK2_DIV4 155 macro
A Dgxbb-clkc.h141 #define CLKID_VCLK2_DIV4 192 macro
/linux-6.3-rc2/drivers/clk/meson/
A Dmeson8b.h140 #define CLKID_VCLK2_DIV4 155 macro
A Dmeson8b.c2930 [CLKID_VCLK2_DIV4] = &meson8b_vclk2_div4_div_gate.hw,
3138 [CLKID_VCLK2_DIV4] = &meson8b_vclk2_div4_div_gate.hw,
3357 [CLKID_VCLK2_DIV4] = &meson8b_vclk2_div4_div_gate.hw,
A Dgxbb.c2922 [CLKID_VCLK2_DIV4] = &gxbb_vclk2_div4.hw,
3133 [CLKID_VCLK2_DIV4] = &gxbb_vclk2_div4.hw,
A Dg12a.c4404 [CLKID_VCLK2_DIV4] = &g12a_vclk2_div4.hw,
4633 [CLKID_VCLK2_DIV4] = &g12a_vclk2_div4.hw,
4897 [CLKID_VCLK2_DIV4] = &g12a_vclk2_div4.hw,
A Daxg.c2023 [CLKID_VCLK2_DIV4] = &axg_vclk2_div4.hw,

Completed in 23 milliseconds