Home
last modified time | relevance | path

Searched refs:CLK_APMIXED_ARMPLL (Results 1 – 17 of 17) sorted by relevance

/linux-6.3-rc2/drivers/clk/mediatek/
A Dclk-mt7986-apmixed.c45 PLL(CLK_APMIXED_ARMPLL, "armpll", 0x0200, 0x020C, 0x0, 0, 32,
80 clk_prepare_enable(clk_data->hws[CLK_APMIXED_ARMPLL]->clk); in clk_mt7986_apmixed_probe()
A Dclk-mt7981-apmixed.c47 PLL(CLK_APMIXED_ARMPLL, "armpll", 0x0200, 0x020C, 0x00000001, PLL_AO,
A Dclk-mt7629.c339 PLL(CLK_APMIXED_ARMPLL, "armpll", 0x0200, 0x020C, 0,
663 clk_prepare_enable(clk_data->hws[CLK_APMIXED_ARMPLL]->clk); in mtk_apmixedsys_init()
A Dclk-mt7622.c332 PLL(CLK_APMIXED_ARMPLL, "armpll", 0x0200, 0x020C, 0,
705 clk_prepare_enable(clk_data->hws[CLK_APMIXED_ARMPLL]->clk); in mtk_apmixedsys_init()
A Dclk-mt8516.c776 PLL(CLK_APMIXED_ARMPLL, "armpll", 0x0100, 0x0110, 0, 0,
A Dclk-mt8167.c1022 PLL(CLK_APMIXED_ARMPLL, "armpll", 0x0100, 0x0110, 0, 0,
A Dclk-mt2701.c960 PLL(CLK_APMIXED_ARMPLL, "armpll", 0x200, 0x20c, 0x80000000,
A Dclk-mt6765.c753 PLL(CLK_APMIXED_ARMPLL, "armpll", 0x020C, 0x0218, 0,
A Dclk-mt8365.c828 PLL_B(CLK_APMIXED_ARMPLL, "armpll", 0x030C, 0x0318, 0x00000001, PLL_AO,
/linux-6.3-rc2/include/dt-bindings/clock/
A Dmt7986-clk.h12 #define CLK_APMIXED_ARMPLL 0 macro
A Dmt7629-clk.h155 #define CLK_APMIXED_ARMPLL 0 macro
A Dmediatek,mt7981-clk.h188 #define CLK_APMIXED_ARMPLL 0 macro
A Dmt8516-clk.h13 #define CLK_APMIXED_ARMPLL 0 macro
A Dmt7622-clk.h170 #define CLK_APMIXED_ARMPLL 0 macro
A Dmt6765-clk.h11 #define CLK_APMIXED_ARMPLL 1 macro
A Dmediatek,mt8365-clk.h231 #define CLK_APMIXED_ARMPLL 0 macro
A Dmt2701-clk.h175 #define CLK_APMIXED_ARMPLL 1 macro

Completed in 30 milliseconds