Home
last modified time | relevance | path

Searched refs:DPIO_CH0 (Results 1 – 6 of 6) sorted by relevance

/linux-6.3-rc2/drivers/gpu/drm/i915/
A Dintel_gvt_mmio_table.c1161 MMIO_D(BXT_PORT_PLL(DPIO_PHY0, DPIO_CH0, 0)); in iterate_bxt_mmio()
1162 MMIO_D(BXT_PORT_PLL(DPIO_PHY0, DPIO_CH0, 1)); in iterate_bxt_mmio()
1163 MMIO_D(BXT_PORT_PLL(DPIO_PHY0, DPIO_CH0, 2)); in iterate_bxt_mmio()
1164 MMIO_D(BXT_PORT_PLL(DPIO_PHY0, DPIO_CH0, 3)); in iterate_bxt_mmio()
1165 MMIO_D(BXT_PORT_PLL(DPIO_PHY0, DPIO_CH0, 6)); in iterate_bxt_mmio()
1166 MMIO_D(BXT_PORT_PLL(DPIO_PHY0, DPIO_CH0, 8)); in iterate_bxt_mmio()
1167 MMIO_D(BXT_PORT_PLL(DPIO_PHY0, DPIO_CH0, 9)); in iterate_bxt_mmio()
1211 MMIO_D(BXT_PORT_PLL(DPIO_PHY1, DPIO_CH0, 0)); in iterate_bxt_mmio()
1212 MMIO_D(BXT_PORT_PLL(DPIO_PHY1, DPIO_CH0, 1)); in iterate_bxt_mmio()
1213 MMIO_D(BXT_PORT_PLL(DPIO_PHY1, DPIO_CH0, 2)); in iterate_bxt_mmio()
[all …]
/linux-6.3-rc2/drivers/gpu/drm/i915/display/
A Dintel_display_power_well.c1319 PHY_STATUS_SPLINE_LDO(DPIO_PHY0, DPIO_CH0, 0) | in assert_chv_phy_status()
1320 PHY_STATUS_SPLINE_LDO(DPIO_PHY0, DPIO_CH0, 1) | in assert_chv_phy_status()
1327 PHY_STATUS_SPLINE_LDO(DPIO_PHY1, DPIO_CH0, 0) | in assert_chv_phy_status()
1328 PHY_STATUS_SPLINE_LDO(DPIO_PHY1, DPIO_CH0, 1)); in assert_chv_phy_status()
1342 PHY_CH_POWER_DOWN_OVRD(0xf, DPIO_PHY0, DPIO_CH0) | in assert_chv_phy_status()
1344 phy_status |= PHY_STATUS_CMN_LDO(DPIO_PHY0, DPIO_CH0); in assert_chv_phy_status()
1357 PHY_CH_POWER_DOWN_OVRD(0x3, DPIO_PHY0, DPIO_CH0))) in assert_chv_phy_status()
1360 PHY_CH_POWER_DOWN_OVRD(0xc, DPIO_PHY0, DPIO_CH0))) in assert_chv_phy_status()
1380 phy_status |= PHY_STATUS_CMN_LDO(DPIO_PHY1, DPIO_CH0); in assert_chv_phy_status()
1523 if (ch == DPIO_CH0) in assert_chv_phy_powergate()
[all …]
A Dintel_dpio_phy.c171 [DPIO_CH0] = { .port = PORT_B },
181 [DPIO_CH0] = { .port = PORT_A },
194 [DPIO_CH0] = { .port = PORT_B },
204 [DPIO_CH0] = { .port = PORT_A },
214 [DPIO_CH0] = { .port = PORT_C },
254 *ch = DPIO_CH0; in bxt_port_to_phy_channel()
269 *ch = DPIO_CH0; in bxt_port_to_phy_channel()
668 return DPIO_CH0; in vlv_dig_port_to_channel()
696 return DPIO_CH0; in vlv_pipe_to_channel()
875 if (ch == DPIO_CH0) in chv_phy_pre_pll_enable()
[all …]
A Dintel_dpio_phy.h19 DPIO_CH0, enumerator
A Dintel_display_power.c1734 PHY_CH_POWER_MODE(PHY_CH_DEEP_PSR, DPIO_PHY0, DPIO_CH0) | in chv_phy_control_init()
1736 PHY_CH_POWER_MODE(PHY_CH_DEEP_PSR, DPIO_PHY1, DPIO_CH0); in chv_phy_control_init()
1754 PHY_CH_POWER_DOWN_OVRD_EN(DPIO_PHY0, DPIO_CH0); in chv_phy_control_init()
1757 PHY_CH_POWER_DOWN_OVRD(mask, DPIO_PHY0, DPIO_CH0); in chv_phy_control_init()
1786 PHY_CH_POWER_DOWN_OVRD_EN(DPIO_PHY1, DPIO_CH0); in chv_phy_control_init()
1789 PHY_CH_POWER_DOWN_OVRD(mask, DPIO_PHY1, DPIO_CH0); in chv_phy_control_init()
/linux-6.3-rc2/drivers/gpu/drm/i915/gvt/
A Dhandlers.c535 enum dpio_channel ch = DPIO_CH0; in bxt_vgpu_get_dp_bitrate()
543 ch = DPIO_CH0; in bxt_vgpu_get_dp_bitrate()
547 ch = DPIO_CH0; in bxt_vgpu_get_dp_bitrate()
2760 MMIO_DH(BXT_PORT_PCS_DW12_GRP(DPIO_PHY0, DPIO_CH0), D_BXT, in init_bxt_mmio_info()
2762 MMIO_DH(BXT_PORT_TX_DW3_LN0(DPIO_PHY0, DPIO_CH0), D_BXT, in init_bxt_mmio_info()
2768 MMIO_DH(BXT_PORT_PCS_DW12_GRP(DPIO_PHY1, DPIO_CH0), D_BXT, in init_bxt_mmio_info()
2770 MMIO_DH(BXT_PORT_TX_DW3_LN0(DPIO_PHY1, DPIO_CH0), D_BXT, in init_bxt_mmio_info()

Completed in 21 milliseconds