Home
last modified time | relevance | path

Searched refs:PCLK_SPI0 (Results 1 – 25 of 37) sorted by relevance

12

/linux-6.3-rc2/include/dt-bindings/clock/
A Dsamsung,s3c64xx-clock.h68 #define PCLK_SPI0 53 macro
A Dexynos7-clk.h104 #define PCLK_SPI0 12 macro
A Drk3188-cru-common.h80 #define PCLK_SPI0 328 macro
A Drk3128-cru.h107 #define PCLK_SPI0 338 macro
A Drk3228-cru.h106 #define PCLK_SPI0 338 macro
A Dpx30-cru.h164 #define PCLK_SPI0 341 macro
A Drk3288-cru.h130 #define PCLK_SPI0 338 macro
A Drk3308-cru.h186 #define PCLK_SPI0 207 macro
A Drk3368-cru.h122 #define PCLK_SPI0 338 macro
A Drockchip,rv1126-cru.h50 #define PCLK_SPI0 37 macro
A Drk3399-cru.h242 #define PCLK_SPI0 347 macro
A Drockchip,rk3588-cru.h161 #define PCLK_SPI0 146 macro
A Drk3568-cru.h400 #define PCLK_SPI0 337 macro
/linux-6.3-rc2/drivers/clk/samsung/
A Dclk-s3c64xx.c224 GATE_BUS(PCLK_SPI0, "pclk_spi0", "pclk", PCLK_GATE, 21),
334 ALIAS(PCLK_SPI0, "s3c6410-spi.0", "spi"),
356 ALIAS(PCLK_SPI0, "s3c6410-spi.0", "spi_busclk0"),
A Dclk-exynos7.c761 GATE(PCLK_SPI0, "pclk_spi0", "mout_aclk_peric1_66_user",
/linux-6.3-rc2/Documentation/devicetree/bindings/spi/
A Dspi-rockchip.yaml106 clocks = <&cru SCLK_SPI0>, <&cru PCLK_SPI0>;
/linux-6.3-rc2/drivers/clk/rockchip/
A Dclk-rk3128.c507 GATE(PCLK_SPI0, "pclk_spi0", "pclk_peri", 0, RK2928_CLKGATE_CON(7), 12, GFLAGS),
A Dclk-rk3228.c607 GATE(PCLK_SPI0, "pclk_spi0", "pclk_cpu", 0, RK2928_CLKGATE_CON(9), 6, GFLAGS),
A Dclk-rk3188.c520 GATE(PCLK_SPI0, "pclk_spi0", "pclk_peri", 0, RK2928_CLKGATE_CON(7), 12, GFLAGS),
A Dclk-rk3368.c802 GATE(PCLK_SPI0, "pclk_spi0", "pclk_peri", 0, RK3368_CLKGATE_CON(19), 4, GFLAGS),
A Dclk-rk3288.c735 GATE(PCLK_SPI0, "pclk_spi0", "pclk_peri", 0, RK3288_CLKGATE_CON(6), 4, GFLAGS),
A Dclk-px30.c858 GATE(PCLK_SPI0, "pclk_spi0", "pclk_bus_pre", 0, PX30_CLKGATE_CON(15), 1, GFLAGS),
A Dclk-rk3308.c875 GATE(PCLK_SPI0, "pclk_spi0", "pclk_bus", 0, RK3308_CLKGATE_CON(6), 4, GFLAGS),
A Dclk-rv1126.c326 GATE(PCLK_SPI0, "pclk_spi0", "pclk_pdpmu", 0,
/linux-6.3-rc2/arch/arm/boot/dts/
A Drk3xxx.dtsi453 clocks = <&cru SCLK_SPI0>, <&cru PCLK_SPI0>;

Completed in 46 milliseconds

12