Home
last modified time | relevance | path

Searched refs:SH_MEM_BASES (Results 1 – 6 of 6) sorted by relevance

/linux-6.3-rc2/drivers/gpu/drm/radeon/
A Dcik_sdma.c964 radeon_ring_write(ring, SH_MEM_BASES >> 2); in cik_dma_vm_flush()
A Dcikd.h1163 #define SH_MEM_BASES 0x8C28 macro
A Dcik.c5510 WREG32(SH_MEM_BASES, 0); in cik_pcie_gart_enable()
5706 radeon_ring_write(ring, SH_MEM_BASES >> 2); in cik_vm_flush()
/linux-6.3-rc2/drivers/gpu/drm/amd/amdgpu/
A Dgfx_v9_0.c2398 tmp = REG_SET_FIELD(0, SH_MEM_BASES, PRIVATE_BASE, in gfx_v9_0_constants_init()
2400 tmp = REG_SET_FIELD(tmp, SH_MEM_BASES, SHARED_BASE, in gfx_v9_0_constants_init()
A Dgfx_v11_0.c1675 tmp = REG_SET_FIELD(0, SH_MEM_BASES, PRIVATE_BASE, in gfx_v11_0_constants_init()
1677 tmp = REG_SET_FIELD(tmp, SH_MEM_BASES, SHARED_BASE, in gfx_v11_0_constants_init()
A Dgfx_v10_0.c4984 tmp = REG_SET_FIELD(0, SH_MEM_BASES, PRIVATE_BASE, in gfx_v10_0_constants_init()
4986 tmp = REG_SET_FIELD(tmp, SH_MEM_BASES, SHARED_BASE, in gfx_v10_0_constants_init()

Completed in 58 milliseconds