Searched refs:WM_A (Results 1 – 13 of 13) sorted by relevance
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dml/dcn30/ |
A D | dcn30_fpu.c | 370 if (dc->clk_mgr->bw_params->wm_table.nv_entries[WM_A].valid) { in dcn30_fpu_update_soc_for_wm_a() 528 dc->clk_mgr->bw_params->wm_table.nv_entries[WM_A].dml_input.pstate_latency_us; in dcn30_fpu_calculate_wm_and_dlg() 671 base->bw_params->wm_table.nv_entries[WM_A].valid = true; in dcn3_fpu_build_wm_range_table() 672 base->bw_params->wm_table.nv_entries[WM_A].dml_input.pstate_latency_us = pstate_latency_us; in dcn3_fpu_build_wm_range_table() 673 base->bw_params->wm_table.nv_entries[WM_A].dml_input.sr_exit_time_us = sr_exit_time_us; in dcn3_fpu_build_wm_range_table() 674 …base->bw_params->wm_table.nv_entries[WM_A].dml_input.sr_enter_plus_exit_time_us = sr_enter_plus_ex… in dcn3_fpu_build_wm_range_table() 675 base->bw_params->wm_table.nv_entries[WM_A].pmfw_breakdown.wm_type = WATERMARKS_CLOCK_RANGE; in dcn3_fpu_build_wm_range_table() 676 base->bw_params->wm_table.nv_entries[WM_A].pmfw_breakdown.min_dcfclk = 0; in dcn3_fpu_build_wm_range_table() 677 base->bw_params->wm_table.nv_entries[WM_A].pmfw_breakdown.max_dcfclk = 0xFFFF; in dcn3_fpu_build_wm_range_table() 678 base->bw_params->wm_table.nv_entries[WM_A].pmfw_breakdown.min_uclk = min_uclk_mhz; in dcn3_fpu_build_wm_range_table() [all …]
|
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dml/dcn31/ |
A D | dcn31_fpu.c | 456 if (dc->clk_mgr->bw_params->wm_table.entries[WM_A].valid) { in dcn31_update_soc_for_wm_a() 457 …oc.dram_clock_change_latency_us = dc->clk_mgr->bw_params->wm_table.entries[WM_A].pstate_latency_us; in dcn31_update_soc_for_wm_a() 458 …soc.sr_enter_plus_exit_time_us = dc->clk_mgr->bw_params->wm_table.entries[WM_A].sr_enter_plus_exit… in dcn31_update_soc_for_wm_a() 459 …context->bw_ctx.dml.soc.sr_exit_time_us = dc->clk_mgr->bw_params->wm_table.entries[WM_A].sr_exit_t… in dcn31_update_soc_for_wm_a() 467 if (dc->clk_mgr->bw_params->wm_table.entries[WM_A].valid) { in dcn315_update_soc_for_wm_a() 472 …oc.dram_clock_change_latency_us = dc->clk_mgr->bw_params->wm_table.entries[WM_A].pstate_latency_us; in dcn315_update_soc_for_wm_a() 474 dc->clk_mgr->bw_params->wm_table.entries[WM_A].sr_enter_plus_exit_time_us; in dcn315_update_soc_for_wm_a() 476 dc->clk_mgr->bw_params->wm_table.entries[WM_A].sr_exit_time_us; in dcn315_update_soc_for_wm_a()
|
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dml/dcn301/ |
A D | dcn301_fpu.c | 221 .wm_inst = WM_A, 258 .wm_inst = WM_A, 450 table_entry = &bw_params->wm_table.entries[WM_A]; in dcn301_calculate_wm_and_dlg_fp()
|
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn316/ |
A D | dcn316_clk_mgr.c | 280 .wm_inst = WM_A, 317 .wm_inst = WM_A, 403 table->WatermarkRow[WM_SOCCLK][0].WmSetting = WM_A; in dcn316_build_watermark_ranges()
|
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dml/dcn32/ |
A D | dcn32_fpu.c | 189 clk_mgr->base.bw_params->wm_table.nv_entries[WM_A].valid = true; in dcn32_build_wm_range_table_fpu() 190 clk_mgr->base.bw_params->wm_table.nv_entries[WM_A].dml_input.pstate_latency_us = pstate_latency_us; in dcn32_build_wm_range_table_fpu() 192 clk_mgr->base.bw_params->wm_table.nv_entries[WM_A].dml_input.sr_exit_time_us = sr_exit_time_us; in dcn32_build_wm_range_table_fpu() 195 clk_mgr->base.bw_params->wm_table.nv_entries[WM_A].pmfw_breakdown.min_dcfclk = min_dcfclk_mhz; in dcn32_build_wm_range_table_fpu() 196 clk_mgr->base.bw_params->wm_table.nv_entries[WM_A].pmfw_breakdown.max_dcfclk = 0xFFFF; in dcn32_build_wm_range_table_fpu() 197 clk_mgr->base.bw_params->wm_table.nv_entries[WM_A].pmfw_breakdown.min_uclk = min_uclk_mhz; in dcn32_build_wm_range_table_fpu() 198 clk_mgr->base.bw_params->wm_table.nv_entries[WM_A].pmfw_breakdown.max_uclk = 0xFFFF; in dcn32_build_wm_range_table_fpu() 1954 dc->clk_mgr->bw_params->wm_table.nv_entries[WM_A].dml_input.pstate_latency_us; in dcn32_calculate_wm_and_dlg_fpu() 1979 dc->clk_mgr->bw_params->wm_table.nv_entries[WM_A].dml_input.pstate_latency_us; in dcn32_calculate_wm_and_dlg_fpu() 2189 dc->clk_mgr->bw_params->wm_table.nv_entries[WM_A].dml_input.pstate_latency_us; in dcn32_calculate_wm_and_dlg_fpu() [all …]
|
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/inc/hw/ |
A D | clk_mgr.h | 37 #define WM_A 0 macro
|
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn315/ |
A D | dcn315_clk_mgr.c | 302 .wm_inst = WM_A, 339 .wm_inst = WM_A, 425 table->WatermarkRow[WM_SOCCLK][0].WmSetting = WM_A; in dcn315_build_watermark_ranges()
|
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn31/ |
A D | dcn31_clk_mgr.c | 345 .wm_inst = WM_A, 382 .wm_inst = WM_A, 468 table->WatermarkRow[WM_SOCCLK][0].WmSetting = WM_A; in dcn31_build_watermark_ranges()
|
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn314/ |
A D | dcn314_clk_mgr.c | 363 .wm_inst = WM_A, 400 .wm_inst = WM_A, 486 table->WatermarkRow[WM_SOCCLK][0].WmSetting = WM_A; in dcn314_build_watermark_ranges()
|
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dml/dcn20/ |
A D | dcn20_fpu.c | 660 .wm_inst = WM_A, 697 .wm_inst = WM_A, 734 .wm_inst = WM_A, 771 .wm_inst = WM_A, 808 .wm_inst = WM_A, 845 .wm_inst = WM_A, 2191 table_entry = &bw_params->wm_table.entries[WM_A]; in dcn21_calculate_wm()
|
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dml/calcs/ |
A D | dcn_calcs.c | 43 #define WM_A 0 macro 1525 ranges.reader_wm_sets[0].wm_inst = WM_A; in dcn_bw_notify_pplib_of_wm_ranges() 1530 ranges.writer_wm_sets[0].wm_inst = WM_A; in dcn_bw_notify_pplib_of_wm_ranges() 1537 ranges.reader_wm_sets[0].wm_inst = WM_A; in dcn_bw_notify_pplib_of_wm_ranges() 1542 ranges.writer_wm_sets[0].wm_inst = WM_A; in dcn_bw_notify_pplib_of_wm_ranges()
|
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn301/ |
A D | vg_clk_mgr.c | 436 table->WatermarkRow[WM_SOCCLK][0].WmSetting = WM_A; in vg_build_watermark_ranges()
|
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn21/ |
A D | rn_clk_mgr.c | 503 ranges->writer_wm_sets[0].wm_inst = WM_A; in build_watermark_ranges()
|
Completed in 28 milliseconds